List of Messages |
CAUSE: The specified PLL was created for a device family that is different from the target device family, and uses the specified output port. Analysis & Synthesis cannot remap the specified output port in the PLL to an equivalent output port in the PLL for the target device family because the output port does not apply to the target device family.
ACTION: Modify the PLL to use the appropriate ports for the target device family, or remove the output port.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.