List of Messages |
CAUSE: The specified PLL was created for a device family that is different from the target device family and that uses the specified clk port. Analysis & Synthesis cannot remap the clk port in the PLL to a clk port in a PLL for the target device family because the target device can have only the specified range of clk ports.
ACTION: Modify the PLL to use only the clk ports available to PLLs in the target device family.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.