| List of Messages | |
CAUSE: In the current design, you have connect clock enable input without the required specified parameter. The WYSIWYG RAM primitive must have the specified parameter.
ACTION: Modify the design by specifying the parameter or removing the clock enable input.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.