| List of Messages | |
CAUSE: In the current design, you have connected both clk1 and clk0 ports, which is not allowed.
ACTION: Modify the design to by connect clk0.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.