List of Messages |
CAUSE: The phase-locked loop (PLL) output counter is likely constrained to a location that cannot route to its intended destination. Alternatively, its fractional PLL (fPLL) may have been locked to a location that cannot drive all the signals specified in the design.
ACTION: If the PLL output counter or its fPLL is locked to a specific location, try unlocking it to allow the Fitter to try different locations. Alternatively, try to drive fewer signals from the fPLL.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.