List of Messages |
CAUSE: Congestion was encountered on the phase-locked loop (PLL) feedback network because a signal is already using the feedback path. There are fewer PLL feedback paths than PLLs available on the device.
ACTION: If the PLL is locked to a specific location, try unlocking the PLL to allow the Fitter to try different locations, because different locations can use different parts of the clock network for its feedback. If the PLL feedback is a specific clock type (global or regional), try changing the feedback type to use a different spine clock. Alternatively, attempt to lower the clock network usage in your design, either by using fewer clocks, or by using smaller clocks instead of larger clocks (for example, using regional clocks instead of a global clocks where possible). You can also try using direct compensation mode, which does not use any clock network resources.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.