List of Messages |
CAUSE: The specified phase-locked loop (PLL) is trying to drive more global clocks than the device can provide.
ACTION: Drive fewer global clocks with this PLL or use smaller clocks such as regional clocks.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.