List of Messages |
CAUSE: The specified phase-locked loop (PLL) is trying to drive more I/O pins than the device can provide.
ACTION: Drive fewer I/O pins from this PLL or change the type of I/O pins. Differential and pseudo-differential I/O pins require more connections from the PLL.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.