List of Messages |
CAUSE: At least two destination ports of the specified node have conflicting clock types.
ACTION: Modify your design so the clock types of the destination ports are consistent. You can use the Global Signal logic option assignment on the destination ports to ensure the clock types are consistent.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.