List of Messages |
CAUSE: The global signal type of the specified clock buffer is different from the required global signal type of at least one downstream port.
ACTION: Modify your design to change the clock buffer type or the required types of the destination ports to be consistent with the Global Signal logic option assignment.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.