List of Messages |
CAUSE: The inclk port of the specified Clock Control Blocks is not used or connected to ground.
ACTION: Modify the design so the d port(s) of the specified Clock Select Block are used.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.