List of Messages |
CAUSE: The outclk port of the specified Clock Control Blocks drives the specified illegal source. Clock Buffer Block outclk port may not drive an inclk port of a Clock Select Block or a Clock Buffer Block
ACTION: Modify the design so that the outclk port of the specified Clock Buffer Block drives an unregistered pin.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.