List of Messages |
CAUSE: The specified PLL refclk select block has more than one reference clock from pins that also clock HSSI PLLs.
ACTION: Split the HSSI reference clock input to two inputs and clock the specified PLL with it separately.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.