List of Messages |
CAUSE: Both the asynchronous clear and synchronous clear signals are selected in your IP core, however these signals cannot be selected simultaneously.
ACTION: Select either the asynchronous clear or synchronous clear signal. Use the IP parameter Editor to instantiate IP cores in your design to avoid validation errors.
Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.