Parent topic: Quartus Prime Standard Edition Verilog HDL Support Parent topic: Quartus Prime Standard Edition Verilog HDL Support

Section 6—Assignments

Section

Construct

Quartus® Prime Standard Edition Support

6.1

Continuous Assignments

Supported

6.2

Procedural Assignments

Supported as defined in Section 9—Behavioral Modeling.
Parent topic: Quartus Prime Standard Edition Verilog HDL Support Parent topic: Quartus Prime Standard Edition Verilog HDL Support

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.