NOT Primitive

Names:

NOT

Output Description:

OUT = inverse of input

Input Description:

IN1= 1 input
Note: In Verilog HDL, you must use the built-in not gate primitive to implement the NOT logic function. Go to Using a Verilog HDL Gate Primitive for more information.

Contact Altera | Legal Notice

Copyright© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.