You can run the Aldec Active-HDL software to perform RTL functional simulation, post-synthesis simulation, and gate-level timing simulation of a VHDL design that contains Altera-specific components from the Active-HDL interface. You can use simulation libraries provided with the Quartus® Prime Standard Editionsoftware, or download simulation libraries directly from Aldec.