|
|
|
|
|
|
Analysis & Synthesis Summary Reports |
|
Analysis & Synthesis generates the following reports to summarize information about the compilation based on the settings selected in the Analysis & Synthesis Settings page.
Analysis & Synthesis Summary Report:
Summarizes the following information about the compilation:
Analysis & Synthesis Status shows the status (Successful | Unsuccessful), end date, and end time of Analysis & Synthesis.
Quartus II Version shows the current version of the Quartus II software.
Revision Name shows the revision name specified in the Revisions dialog box.
Top-Level Entity Name
Family shows the device family name specified in the Settings dialog box.
Logic Utilization shows the total percent of logic used. Appears only if you specified a supported device(Arria GX, Arria II series, Stratix, Stratix II, Stratix II GX, or Stratix GX) family for compilation. The number is a total of Combinational ALUTs, Memory ALUTs, Logic registers or Dedicated logic registers, depending upon the device you specified for compilation.
Logic utilization (in ALMs) shows the number of Adaptive Logic Modules (ALMs) needed in designs targeting supported devices(Arria V, Cyclone V, or Stratix V) .
Total registers shows the total number of registers used. This information appears only if you specified a supported device(Arria GX, Arria II series, Cyclone II, Cyclone III, Cyclone IV, Stratix II, Stratix II GX, Stratix III, and Stratix IV) family for compilation.
Total logic elements shows the total number of logic elements used. This information only appears if you specified a supported device(Cyclone, Cyclone II, Cyclone III, MAX II, Stratix, or Stratix GX) family for compilation. This information includes Total combinational functions and Dedicated logic registers for Cyclone II and Cyclone III devices.
Total macrocells shows the total number of macrocells used. This information appears only if you specified a MAX 3000 or MAX 7000 device for compilation.
Total pins shows the total number of pins used and the total number of pins available.
Total virtual pins shows the total number of virtual pins used.
Total block memory bits shows the total number of block memory bits used. This information appears only if you specified a Stratix II or Stratix III device for compilation.
Total memory bits shows the total number of memory bits used and the total number of memory bits available. The total number of memory bits available is the total number of memory buts in the M512 and M4K memory blocks and M-RAMs in a supported device(Arria GX, Arria II series, HardCopy series, Stratix, Stratix II, Stratix II GX, and Stratix GX) family, or the total number of memory bits available in the M4K memory blocks in a Cyclone or Cyclone II device.
DSP block 9-bit elements shows the total number of DSP block 9-bit elements used. DSP block 9-bit elements make up the DSP blocks in a supported device(Arria GX, Arria II series, HardCopy series, Stratix, Stratix II, Stratix II GX, or Stratix GX) family.
DSP block 18-bit elements shows the total number of DSP block 18-bit elements used. DSP block 18-bit elements make up the DSP blocks in a Stratix III or Stratix IV family.
Embedded multiplier block 9-bit elements shows the total number of multiplier block 9-bit elements used. Embedded multiplier block 9-bit elements make up the multiplier blocks in a Cyclone II or Cyclone III device.
Total GXB Receiver Channels shows the number of channels used in a design targeting a supported device(Arria GX, Arria II series, Stratix II GX, and Stratix GX) family.
Total GXB Receiver Channels PCS shows the number of physical coding sub-layer channels used in a design targeting a supported device(Arria II series, Cyclone IV, Stratix III, and Stratix IV) family.
Total GXB Receiver Channels PMA shows the number of physical media attachment channels used in a design targeting a supported device(Arria II series, Cyclone IV, Stratix III, and Stratix IV) family.
Total GXB Transmitter Channels shows the number of channels used in a design targeting a supported device(Arria GX, Arria II series, Stratix II GX, and Stratix GX) family.
Total GXB Transmitter Channel PCS shows the number of physical coding sub-layer channels used in a design targeting a supported device(Arria II series, Cyclone IV, Stratix III, and Stratix IV) family.
Total GXB Transmitter Channel PMA shows the number of physical media attachment channels used in a design targeting a supported device(Arria II series, Cyclone IV, Stratix III, and Stratix IV) family.
Total HSSI 8G RX PCSs shows the number of high speed serial interface physical coding sub-layer receiver channels operating at 8GHz. in a design targeting a Stratix V device.
Total HSSI 10G RX PCSs shows the number of high speed serial interface physical coding sub-layer receiver channels operating at 10GHz in a design targeting a Stratix V device.
Total HSSI PMA RX Deserializers shows the number of high speed serial interface physical media attachment receiver channels in a design targeting a Stratix V device.
Total HSSI 8G TX PCSs shows the number of high speed serial interface physical coding sub-layer transmitter channels operating at 8GHz. in a design targeting a Stratix V device.
Total HSSI 10G TX PCSs shows the number of high speed serial interface physical coding sub-layer transmitter channels operating at 10GHz in a design targeting a Stratix V device.
Total HSSI PMA TX Serializers shows the number of high speed serial interface physical media attachment transmitter channels.
Total HSSI CDR PLLs shows the number of high speed serial interface clock data recovery PLLs in a design targeting a Stratix V device.
Total PLLs shows the total number of PLLs used.
Total DLLs shows the total number of DLLs used. This information appears only if you specified a supported device(Arria GX, Arria II series, HardCopy series, Stratix, Stratix II, Stratix II GX, or Stratix GX) for compilation.
Total HCells shows the total number of HCells used. This information appears only if you specified a HardCopy device for compilation.
Analysis & Synthesis Messages:
Reports messages generated by Analysis & Synthesis during the current process. Analysis & Synthesis generates info, warning, and error messages that report conditions observed during the Analysis & Synthesis process.
You can right-click a message in the Analysis & Synthesis Messages report and click Help to display help on the selected message, or click Locate to view a list of options available for the selected message.
Copyright© 2005-2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Altera Corporation in the U.S. and other countries.
