The QDR II SRAM Controller Intel FPGA IP provides an easy-to-use interface to QDR II SRAM and QDR II+ SRAM modules. The QDR II SRAM controller ensures that the placement and timing are in line with QDR II specifications. The QDR II SRAM controller’s local interface is compatible with the Intel FPGA Avalon® Memory-Mapped interface, for easy integration into Intel Qsys IP.
The QDR II SRAM Controller Intel FPGA IP is optimized for Stratix® series and Cyclone® IV FPGAs. The advanced features available in these devices allow you to interface directly to QDR II SRAM devices.
The IP Toolbench-generated example design instantiates a phase-locked loop (PLL), an optional delay-locked loop (for Stratix II FPGAs only), an example driver, and your QDR II SRAM Controller custom variation. The example design is a fully-functional example design that can be simulated, synthesized, and used in hardware. The example driver is a self-test module that issues read-and-write commands to the controller and checks the read data to produce the pass/fail and test complete signals. You can replace the QDR II SRAM Controller encrypted control logic in the example design with your own custom logic, which allows you to use the Intel FPGA clear-text resynchronization and pipeline logic and datapath with your own control logic.
This IP is included in the IP Base Suite which is bundled with Intel® Quartus® Prime Standard and Pro Edition Software.