Intel® FPGAs and Programmable Devices / FPGAs / Arria Series / Arria 10 / Intel® Arria® 10 FPGAs Support

Intel® Arria® 10 FPGAs Support

  • Intel® Arria® 10 I/O Timing Spreadsheet
  • All Packaging Specifications and Dimensions
  • External Memory Interface Pin Information
  • Known Arria 10 Issues
  • Intel® Arria® 10 GX/GT Device Errata and Design Recommendations
  • Pin Connection Guidelines
  • Device Pin-Outs
  • BSDL Files
  • Board Design Guidelines
  • PowerPlay Early Power Estimator
Arria 10 SoC Device Documentation Support

QUICK LINKS

  • Intel Arria 10 Device Overview
  • Intel Programmable Acceleration Card (PAC) with Intel Arria 10 GX FPGA Data Sheet
  • Intel Arria 10 Military Temperature Range Support Technical Brief
  • Intel FPGA Programmable Acceleration Card N3000 Data Sheet
  • Intel Arria 10 Device Datasheet
  • Intel Arria 10 GX, GT, and SX Device Family Pin Connection Guidelines
  • Intel Acceleration Stack for Intel Xeon CPU with FPGAs Version 1.2 Errata
  • Intel Acceleration Stack for Intel Xeon CPU with FPGAs 1.0 Errata
  • Intel Arria 10 GX/GT Device Errata and Design Recommendations
  • Intel Arria 10 SX Device Errata and Design Recommendations
  • Intel Acceleration Stack for Intel Xeon CPU with FPGAs 1.1 Errata
  • Documentation: Pin-Out Files for Intel FPGA Devices

FILTER BY

Collection Filter

Collection

Documentation Filters

Topic Filter

Topic

Documentation Filters

Type Filter

Type

Documentation Filters

Document PDF Published Date Filter Doc Type Filter Collections Filter
AN 932: Flash Access Migration Guidelines from Control Block-Based Devices to SDM-Based Devices 2020-12-21 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/app-notes altera:intellectual-property
O-RAN Intel FPGA IP Design Example User Guide 2020-11-30 altera:document-type/user-guide altera:intellectual-property,altera:development-software
25G Ethernet Intel Arria 10 FPGA IP Design Example User Guide 2020-12-14 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
25G Ethernet Intel FPGA IP Release Notes 2020-12-14 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes altera:intellectual-property
4G Turbo-V Intel FPGA IP User Guide 2020-11-18 altera:document-type/user-guide altera:intellectual-property,altera:development-software
AN 795: Implementing Guidelines for 10G Ethernet Subsystem Using Low Latency 10G MAC Intel FPGA IP in Intel Arria 10 Devices 2020-10-28 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property
AN 797: Partially Reconfiguring a Design: on Intel Arria 10 GX FPGA Development Board 2020-12-11 altera:document-type/app-notes altera:development-software
AN 813: Hierarchical Partial Reconfiguration over PCI Express Reference Design: for Intel Arria 10 Devices 2021-01-20 altera:document-type/app-notes altera:development-software
AN 847: Signal Tap Tutorial with Design Block Reuse: for Intel Arria 10 FPGA Development Board 2020-12-21 altera:document-type/app-notes altera:development-software
AN 866: Mitigating and Debugging Single Event Upsets in Intel Quartus Prime Standard Edition 2021-01-05 altera:document-type/app-notes altera:development-software
Advanced Link Analyzer User Guide 2020-12-16 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/user-guide
Avalon Interface Specifications 2020-12-21 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/reference-manual,altera:document-type/user-guide altera:intellectual-property
Avalon Verification IP Suite: User Guide 2020-12-14 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/reference-manual,altera:document-type/user-guide altera:intellectual-property
CPRI Intel FPGA IP User Guide 2020-10-27 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
DisplayPort Intel FPGA IP User Guide 2021-01-20 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Embedded Peripherals IP User Guide 2020-12-23 altera:content-area/i-o-interfaces-protocols-and-signal-integrity,altera:content-area/embedded-memory---dsp altera:document-type/user-guide altera:intellectual-property,altera:development-software
Ethernet Design Example Components Release Notes 2020-12-14 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes altera:intellectual-property
Ethernet Design Example Components User Guide 2020-12-14 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
External Memory Interfaces Intel Arria 10 FPGA IP User Guide 2020-12-18 altera:content-area/external-memory-interface altera:document-type/user-guide
FIFO Intel FPGA IP User Guide 2020-12-14 altera:content-area/embedded-memory---dsp altera:document-type/user-guide altera:intellectual-property
HDMI Intel FPGA IP User Guide 2020-12-14 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Intel Arria 10 Avalon Streaming with SR-IOV IP for PCIe User Guide 2020-12-14 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Intel Arria 10 Core Fabric and General Purpose I/Os Handbook 2020-11-05 altera:content-area/external-memory-interface,altera:content-area/device-configuration-and-remote-system-upgrades,altera:content-area/clocking,altera:content-area/i-o-interfaces-protocols-and-signal-integrity,altera:content-area/embedded-memory---dsp,altera:content-area/power-and-thermal-management altera:document-type/user-guide altera:content-area/recommended-documents
Intel Arria 10 GX, GT, and SX Device Family Pin Connection Guidelines 2020-12-23 altera:document-type/pin-connection
Intel Arria 10 and Intel Cyclone 10 GX Hard IP for PCI Express IP Core Release Notes 2020-12-14 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes altera:intellectual-property
Intel FPGA Software Installation and Licensing 2020-12-14 altera:document-type/reference-manual,altera:document-type/user-guide altera:development-software
Intel High Level Synthesis Compiler Pro Edition: Best Practices Guide 2020-12-14 altera:document-type/user-guide altera:development-software
Intel High Level Synthesis Compiler Pro Edition: Getting Started Guide 2020-12-14 altera:document-type/user-guide altera:development-software
Intel High Level Synthesis Compiler Pro Edition: Reference Manual 2020-12-14 altera:document-type/reference-manual,altera:document-type/user-guide altera:development-software
Intel High Level Synthesis Compiler Pro Edition: User Guide 2020-12-14 altera:document-type/user-guide altera:development-software
Intel High Level Synthesis Compiler Pro Edition: Version 20.4 Release Notes 2021-01-08 altera:document-type/release-notes altera:development-software
Intel Programmable Acceleration Card (PAC) with Intel Arria 10 GX FPGA Data Sheet 2020-10-26 altera:content-area/end-applications altera:document-type/data-sheets altera:collection/data-sheet
Intel Quartus Prime Pro Edition User Guide: Design Compilation 2020-12-14 altera:document-type/user-guide altera:development-software
Intel Quartus Prime Pro Edition User Guide: Design Constraints 2020-11-04 altera:document-type/user-guide altera:development-software
Intel Quartus Prime Pro Edition User Guide: Partial Reconfiguration 2020-12-11 altera:document-type/user-guide altera:development-software
Intel Quartus Prime Pro Edition User Guide: Platform Designer 2021-01-14 altera:document-type/user-guide altera:development-software
Intel Quartus Prime Pro Edition User Guide: Programmer 2020-12-14 altera:document-type/user-guide altera:development-software
Intel Quartus Prime Pro Edition: Version 20.4 Software and Device Support Release Notes 2020-12-14 altera:document-type/release-notes altera:development-software
Intel Quartus Prime Standard Edition: Version 20.1 Software and Device Support Release Notes 2020-11-23 altera:document-type/release-notes altera:development-software
Introduction to Intel FPGA IP Cores 2020-11-09 altera:document-type/user-guide altera:intellectual-property,altera:development-software
Low Latency Ethernet 10G MAC Intel Arria 10 FPGA IP Design Example User Guide 2020-11-30 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Low Latency Ethernet 10G MAC Intel FPGA IP User Guide 2020-12-14 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Nios II Software Developer Handbook 2020-12-14 altera:content-area/embedded-memory---dsp altera:document-type/user-guide altera:intellectual-property,altera:development-software
PHY Lite for Parallel Interfaces Intel FPGA IP Core Release Notes 2020-12-14 altera:content-area/external-memory-interface,altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes
PHY Lite for Parallel Interfaces Intel FPGA IP User Guide 2020-11-13 altera:content-area/external-memory-interface altera:document-type/user-guide altera:intellectual-property
Parallel Flash Loader Intel FPGA IP User Guide 2021-01-19 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/user-guide
Triple-Speed Ethernet Intel FPGA IP Release Notes 2020-12-14 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes altera:intellectual-property,altera:development-software
Triple-Speed Ethernet Intel FPGA IP User Guide 2020-12-14 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Turbo Intel FPGA IP User Guide 2020-12-14 altera:document-type/user-guide altera:intellectual-property
Video and Image Processing Suite User Guide 2020-12-12 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Virtual JTAG Intel FPGA IP Core User Guide 2020-12-01 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
eCPRI Intel FPGA IP Design Example User Guide 2021-01-08 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
eCPRI Intel FPGA IP Release Notes 2021-01-08 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes altera:intellectual-property
eCPRI Intel FPGA IP User Guide 2021-01-08 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
10-Gbps Ethernet (10GbE) MAC IP Core Release Notes 2016-05-02 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes
100G Interlaken IP Core Release Notes 2016-05-02 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes altera:intellectual-property
50 Gbps Ethernet IP Core User Guide 2017-11-07 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
50G Ethernet IP Core Release Notes 2017-05-08 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes altera:intellectual-property
50G Interlaken IP Core Release Notes 2016-05-02 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes altera:intellectual-property
ALTERA_CORDIC IP Core User Guide 2017-05-08 altera:document-type/user-guide altera:intellectual-property
AN 496: Using the Internal Oscillator IP Core 2017-11-06 altera:content-area/clocking altera:document-type/app-notes altera:intellectual-property
AN 699: Using the Altera Ethernet Design Toolkit 2016-05-13 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes,altera:document-type/reference-design altera:intellectual-property
AN 701: Scalable Low Latency Ethernet 10G MAC using Intel Arria 10 1G/10G PHY 2017-11-06 altera:document-type/app-notes altera:intellectual-property
AN 729: Implementing JESD204B IP Core System Reference Design with Nios II Processor 2015-05-04 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property
AN 735: Altera Low Latency Ethernet 10G MAC IP Core Migration Guidelines 2015-05-04 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes
AN 736: Nios II Processor Booting From Altera Serial Flash (EPCQ) 2016-05-20 altera:document-type/app-notes
AN 738: Intel Arria 10 Device Design Guidelines 2017-06-30 altera:document-type/app-notes altera:content-area/recommended-documents
AN 742: PMBus SmartVID Controller Reference Designs 2017-05-08 altera:content-area/power-and-thermal-management altera:document-type/app-notes
AN 747: Implementing PHYLite in Intel Arria 10 Devices Design Examples 2017-05-08 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes
AN 749: Altera JESD204B IP Core and ADI AD9144 Hardware Checkout Report 2015-12-18 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property
AN 753: Altera JESD204B IP Core and ADI AD6676 Hardware Checkout Report 2015-11-02 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property
AN 756: Altera GPIO to Altera PHYLite Design Implementation Guidelines 2017-05-08 altera:document-type/app-notes
AN 768: Multi-Rate (Up to 12G) SDI II Reference Design for Intel Arria 10 Devices 2017-05-08 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property
AN 776: Intel Arria 10 UHD Video Reference Design 2018-01-11 altera:content-area/end-applications altera:document-type/app-notes altera:intellectual-property,altera:development-software
AN 777: Data Word Alignment Calibration With Multiple Intel FPGA PHYLite for Parallel Interfaces IP Cores 2018-01-12 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes
AN 793: Intel Arria 10 DisplayPort 4Kp60 with Video and Image Processing Pipeline Retransmit Reference Design 2017-06-13 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes,altera:document-type/design-guides altera:intellectual-property
AN 814: Intel Arria 10 Two x8-Lane JESD204B (Duplex) IP Cores Multi-Device Synchronization Reference Design 2018-01-30 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes
AN 824: Intel FPGA SDK for OpenCL Board Support Package Floorplan Optimization Guide 2017-08-08 altera:content-area/development-kits altera:document-type/app-notes altera:development-software
AN 831: Intel FPGA SDK for OpenCL Host Pipelined Multithread 2017-11-20 altera:content-area/development-kits altera:document-type/app-notes altera:development-software
AN 838: Interoperability between Intel Arria 10 NBASE-T Ethernet Solution with Aquantia* Ethernet PHY Reference Design 2018-01-12 altera:document-type/app-notes,altera:document-type/reference-design altera:intellectual-property
AN-744: Scalable Triple Speed Ethernet Reference Design for Arria 10 Devices 2016-04-27 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes,altera:document-type/reference-design altera:intellectual-property
AN-785: Altera JESD204B IP Core and ADI AD9162 Hardware Checkout Report 2016-12-06 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property
AN647: Single-Port Triple Speed Ethernet and On-Board PHY Chip Reference Design 2015-12-14 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property
AN752: Guidelines for Handling Altera Wafer Level Chip Scale Package (WLCSP) 2015-11-02 altera:content-area/pcb-layout-and-packaging altera:document-type/app-notes
AN794: Arria 10 Low Latency Ethernet 10G MAC and XAUI PHY Reference Design 2017-02-01 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property
Arria 10 1G/10GbE and 10GBASE-KR PHY IP Core Release Notes 2016-10-31 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes
Arria 10 FPGA Development Kit User Guide 2017-09-21 altera:content-area/development-kits altera:document-type/user-guide altera:content-area/recommended-documents
Arria 10 FPLL IP Core Release Notes 2016-10-31 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes
Arria 10 Transceiver ATX PLL IP Core Release Notes 2016-10-31 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes
Arria 10 Transceiver CMU PLL IP Core Release Notes 2016-10-31 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes
Arria 10 Transceiver Native PHY IP Core Release Notes 2016-10-31 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes
Configuring Altera FPGAs 2014-12-15 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/user-guide
Early Power Estimator for Intel Arria 10 FPGAs User Guide 2016-11-07 altera:content-area/power-and-thermal-management altera:document-type/user-guide altera:development-software
Fixed-Point IP Cores (ALTERA_FIXED-POINT_FUNCTIONS) User Guide 2017-03-31 altera:document-type/user-guide altera:intellectual-property
High-speed Reed-Solomon IP Core Release Notes 2017-11-06 altera:content-area/embedded-memory---dsp altera:document-type/release-notes altera:intellectual-property
Hybrid Memory Cube Controller Design Example User Guide 2016-05-02 altera:content-area/external-memory-interface,altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide
Hybrid Memory Cube Controller IP Core Release Notes 2016-05-02 altera:content-area/external-memory-interface,altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes
Hybrid Memory Cube Controller IP Core User Guide 2016-05-02 altera:content-area/external-memory-interface,altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide
Intel Arria 10 Native Fixed Point DSP IP Core User Guide 2016-06-10 altera:document-type/user-guide
Intel Arria 10 Native Floating-Point DSP Intel FPGA IP User Guide 2017-11-06 altera:content-area/embedded-memory---dsp altera:document-type/user-guide altera:intellectual-property
Intel Arria 10 and Intel Cyclone 10 Avalon -MM Interface for PCIe Design Example User Guide 2017-11-06 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Intel Quartus Prime Standard Edition Handbook Volume 2 Design Implementation and Optimization 2017-11-06 altera:document-type/user-guide altera:development-software
Interlaken IP Core Feature and Interface Differences Between Stratix 10, Arria 10, and Stratix V Devices 2017-06-12 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property
Interlaken PHY IP Core Release Notes 2016-10-31 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes
LDPC IP Core User Guide 2017-11-06 altera:content-area/embedded-memory---dsp altera:document-type/user-guide altera:intellectual-property
Low Latency 100-Gbps Ethernet IP Core Release Notes 2017-07-07 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes altera:intellectual-property
Low Latency 100G Ethernet Design Example User Guide 2017-11-08 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Low Latency 40- and 100-Gbps Ethernet MAC and PHY IP Core Release Notes 2017-07-08 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes altera:intellectual-property
Low Latency 40- and 100-Gbps Ethernet MAC and PHY MegaCore Function User Guide 2017-12-28 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Low Latency 40-Gbps Ethernet IP Core Release Notes 2017-07-07 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes altera:intellectual-property
Low Latency 40G Ethernet Example Design User Guide 2017-11-08 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Nios II Embedded Design Suite Release Notes 2015-06-17 altera:document-type/release-notes,altera:document-type/design-guides
Nios II Floating Point Hardware 2 Component User Guide altera:document-type/design-guides,altera:document-type/user-guide
Nios II Gen2 Migration Guide 2015-06-12 altera:document-type/app-notes,altera:document-type/design-guides
Other Transceiver IP Cores Product Release Notes 2016-10-31 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes
PCB Stackup Design Considerations for Intel FPGAs 2017-06-28 altera:content-area/pcb-layout-and-packaging altera:document-type/app-notes
PCI Express Avalon -MM DMA Reference Design 2017-05-08 altera:document-type/app-notes
PCI Express DMA Reference Design Using External Memory 2017-05-17 altera:content-area/external-memory-interface,altera:content-area/development-kits altera:document-type/app-notes,altera:document-type/reference-design altera:intellectual-property
Partial Reconfiguration Solutions IP User Guide 2017-11-06 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/user-guide altera:intellectual-property,altera:development-software
SDI Audio IP Cores Release Notes 2017-05-08 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes
SerialLite II IP Core Release Notes 2017-05-08 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes altera:intellectual-property
SmartVID Controller IP Core Release Notes 2017-05-08 altera:content-area/power-and-thermal-management altera:document-type/release-notes
SmartVID Controller IP Core User Guide 2017-05-08 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide
Timing Analyzer Quick-Start Tutorial Intel Quartus Prime Pro Edition 2017-12-01 altera:content-area/clocking altera:document-type/user-guide altera:development-software
Using the Altera PDN Tool to Optimize Your Power Delivery Network Design 2015-07-08 altera:content-area/power-and-thermal-management altera:document-type/app-notes
Vision Processing with the Canny Edge Detection Reference Design 2015-02-14 altera:document-type/app-notes
Viterbi IP Core User Guide 2017-11-06 altera:content-area/embedded-memory---dsp altera:document-type/user-guide altera:intellectual-property
XAUI PHY Release Notes 2017-05-08 altera:document-type/release-notes altera:intellectual-property
100G Interlaken Design Example User Guide 2018-03-22 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
10Gbps Ethernet Accelerator Functional Unit Design Example User Guide: Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA 2019-04-30 altera:content-area/end-applications altera:document-type/design-guides,altera:document-type/user-guide
1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel FPGA IP Release Notes 2018-09-24 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes altera:intellectual-property
25G Ethernet Intel Arria 10 FPGA IP User Guide 2020-10-12 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
40Gbps Ethernet Accelerator Functional Unit (AFU) Design Example User Guide: Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA 2019-04-30 altera:content-area/end-applications altera:document-type/design-guides,altera:document-type/user-guide
50G Ethernet Design Example User Guide 2019-04-03 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
50G Interlaken Design Example User Guide 2018-03-22 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
5G LDPC Intel FPGA IP User Guide 2020-06-30 altera:document-type/user-guide altera:intellectual-property,altera:development-software
5G LDPC-V Intel FPGA IP User Guide 2020-08-19 altera:document-type/user-guide altera:intellectual-property,altera:development-software
AN 307: Intel FPGA Design Flow for Xilinx Users 2020-08-24 altera:document-type/app-notes
AN 370: Using the Intel FPGA Serial Flash Loader with the Intel Quartus Prime Software 2019-02-18 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property,altera:development-software
AN 522: Implementing Bus LVDS Interface in Supported Intel FPGA Device Families 2018-07-31 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes
AN 556: Using the Design Security Features in Intel FPGAs 2019-11-12 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/app-notes
AN 692: Power Sequencing Considerations for Intel Cyclone 10 GX, Intel Arria 10, Intel Stratix 10, and Intel Agilex Devices 2019-10-11 altera:content-area/power-and-thermal-management altera:document-type/app-notes
AN 704: FPGA-based Safety Separation Design Flow for Rapid Functional Safety Certification 2018-09-01 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/app-notes
AN 711: Power Reduction Features in Intel Arria 10 Devices 2020-03-18 altera:content-area/power-and-thermal-management altera:document-type/app-notes
AN 720: Simulating the ASMI Block in Your Design 2020-07-29 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property
AN 728: I/O PLL Reconfiguration and Dynamic Phase Shift for Intel Arria 10 and Intel Cyclone 10 GX Devices 2019-04-03 altera:content-area/clocking altera:document-type/app-notes altera:intellectual-property
AN 737: SEU Detection and Recovery in Intel Arria 10 Devices 2020-04-13 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/app-notes
AN 745: Design Guidelines for DisplayPort Intel FPGA IP Interface 2020-04-13 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property
AN 746: SDI II Triple-Rate Reference Designs for Intel Arria 10 Devices 2019-12-31 altera:document-type/app-notes altera:intellectual-property
AN 775: Generating Initial I/O Timing Data: for Intel FPGAs 2019-12-08 altera:content-area/pcb-layout-and-packaging,altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:development-software
AN 784: Partial Reconfiguration over PCI Express Reference Design for Intel Arria 10 Devices 2018-09-24 altera:document-type/app-notes altera:development-software
AN 792: Intel FPGA JESD204B IP Core and ADI AD9371 Hardware Checkout Report 2017-12-18 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property
AN 799: Quick Intel Arria 10 Design Debugging Using Signal Probe and Rapid Recompile 2018-08-16 altera:document-type/app-notes altera:development-software
AN 803: Implementing Analog-to-Digital Converter Multi-Link Designs with Intel Arria 10 JESD204B RX IP Core 2020-02-06 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property
AN 806: Hierarchical Partial Reconfiguration Tutorial: for Intel Arria 10 GX FPGA Development Board 2019-07-15 altera:document-type/app-notes altera:development-software
AN 807: Configuring the Intel Arria 10 GX FPGA Development Kit for the Intel FPGA SDK for OpenCL 2020-02-14 altera:content-area/development-kits altera:document-type/app-notes altera:development-software
AN 808: Migration Guidelines from Intel Arria 10 to Intel Stratix 10 for 10G Ethernet Subsystem 2019-11-20 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property
AN 812: Platform Designer System Design Tutorial 2018-04-02 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes,altera:document-type/reference-design altera:intellectual-property,altera:development-software
AN 817: Static Update Partial Reconfiguration Tutorial: for Intel Arria 10 GX FPGA Development Board 2019-07-15 altera:content-area/device-configuration-and-remote-system-upgrades,altera:content-area/development-kits altera:document-type/app-notes,altera:document-type/reference-design altera:development-software
AN 829: PCI Express Avalon -MM DMA Reference Design 2018-06-11 altera:content-area/development-kits altera:document-type/app-notes altera:intellectual-property
AN 834: Using the Intel HLS Compiler Pro Edition with an IDE 2020-05-29 altera:document-type/app-notes altera:development-software
AN 837: Design Guidelines for HDMI Intel FPGA IP 2019-01-28 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property
AN 839: Design Block Reuse Tutorial: for Intel Arria 10 FPGA Development Board 2019-07-26 altera:content-area/device-configuration-and-remote-system-upgrades,altera:content-area/development-kits altera:document-type/app-notes altera:development-software
AN 845: Signal Tap Tutorial for Intel Arria 10 Partial Reconfiguration Design 2018-10-08 altera:document-type/app-notes altera:development-software
AN 851: Incremental Block-Based Compilation Tutorial: for Intel Arria 10 FPGA Development Board 2019-07-15 altera:content-area/device-configuration-and-remote-system-upgrades,altera:content-area/development-kits altera:document-type/app-notes altera:development-software
AN 856: K-Mean Clustering with the Intel FPGA SDK for OpenCL 2018-06-12 altera:content-area/development-kits altera:document-type/app-notes altera:development-software
AN 870: Stencil Computation Reference Design 2018-10-10 altera:content-area/development-kits altera:document-type/app-notes altera:development-software
AN 871: Quick Guide for Intel Arria 10 and Intel Cyclone 10 GX Transceiver High-Speed Link Tuning 2018-09-26 altera:document-type/app-notes
AN 872: Thermal and Power Guidelines: For Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA 2019-08-30 altera:content-area/power-and-thermal-management altera:document-type/app-notes
AN 887: PHY Lite for Parallel Interfaces Reference Design with Dynamic Reconfiguration for Intel Arria 10 Devices 2019-05-24 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property
AN 889: 8K DisplayPort Video Format Conversion Design Example 2019-05-30 altera:content-area/development-kits altera:document-type/app-notes altera:development-software
AN 893: Hierarchical Partial Reconfiguration Tutorial: for Intel Cyclone 10 GX FPGA Development Board 2019-07-15 altera:document-type/app-notes altera:development-software
AN 899: Reducing Compile Time with Fast Preservation 2019-11-06 altera:document-type/app-notes altera:development-software
AN 903: Accelerating Timing Closure: in Intel Quartus Prime Pro Edition 2020-03-23 altera:document-type/app-notes altera:development-software
AN 907: Enabling 5G Wireless Acceleration in FlexRAN: for the Intel® FPGA Programmable Acceleration Card N3000 2020-09-10 altera:document-type/app-notes altera:intellectual-property,altera:development-software
AN 908: Enabling 4G Wireless Acceleration in FlexRAN: for the Intel® FPGA Programmable Acceleration Card N3000 2020-01-30 altera:document-type/app-notes altera:intellectual-property,altera:development-software
AN 918: Using the Intel HLS Compiler Standard Edition with an IDE 2020-05-29 altera:document-type/app-notes altera:development-software
ASMI Parallel II Intel FPGA IP Core Release Notes 2018-05-07 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/release-notes
ASMI Parallel II Intel FPGA IP User Guide 2020-07-29 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/user-guide altera:intellectual-property
ASMI Parallel Intel FPGA IP Core User Guide 2019-07-02 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/user-guide altera:intellectual-property
Advanced SEU Detection Intel FPGA IP User Guide 2019-03-26 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/user-guide altera:intellectual-property
Altera Complete Design Suite Version 14.0 Arria 10 Edition Update Release Notes 2014-09-01 altera:document-type/release-notes altera:development-software
Arria 10 GX Transceiver Signal Integrity Development Kit User Guide 2017-08-08 altera:content-area/development-kits,altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide
BCH Intel FPGA IP: User Guide 2018-11-30 altera:content-area/embedded-memory---dsp altera:document-type/user-guide altera:intellectual-property
Battery Management System Reference Design 2016-04-02 altera:document-type/reference-manual altera:development-software
Board Management Controller User Guide: Intel FPGA Programmable Acceleration Card N3000 2019-11-25 altera:document-type/user-guide
CIC Intel FPGA IP: User Guide 2019-09-30 altera:document-type/user-guide altera:intellectual-property
Chip ID Intel FPGA IP Cores User Guide 2020-10-05 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/user-guide altera:intellectual-property
Clock Control Block (ALTCLKCTRL) IP Core Release Notes 2020-09-28 altera:content-area/clocking altera:document-type/release-notes altera:intellectual-property
Compiling and Customizing an Intel Arria 10 Custom Platform for OpenCL 2018-10-30 altera:document-type/app-notes altera:development-software
Creating Heterogeneous Memory Systems in Intel FPGA SDK for OpenCL Custom Platforms 2016-12-13 altera:content-area/external-memory-interface,altera:content-area/device-configuration-and-remote-system-upgrades,altera:content-area/embedded-memory---dsp altera:document-type/app-notes,altera:document-type/design-guides altera:development-software
Customizable Flash Programmer User Guide 2018-11-28 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/user-guide
DDR2 and DDR3 SDRAM Controller with UniPHY IP Core Release Notes 2019-07-01 altera:content-area/external-memory-interface altera:document-type/release-notes
DMA Accelerator Functional Unit User Guide: Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA 2020-03-06 altera:content-area/end-applications altera:document-type/user-guide
Device-Specific Power Delivery Network (PDN) Tool 2.0 User Guide 2020-10-06 altera:content-area/power-and-thermal-management altera:document-type/user-guide
DisplayPort Intel Arria 10 FPGA IP Design Example User Guide 2020-09-28 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Embedded Design Handbook 2020-07-22 altera:content-area/embedded-memory---dsp altera:document-type/design-guides,altera:document-type/user-guide altera:development-software
Embedded Memory (RAM: 1-PORT, RAM: 2-PORT, ROM: 1-PORT, and ROM: 2-PORT) User Guide 2020-03-11 altera:content-area/embedded-memory---dsp altera:document-type/user-guide altera:intellectual-property
Error Message Register Unloader Intel FPGA IP Core User Guide 2018-05-23 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
External Memory Interface Handbook Volume 1: Intel FPGA Memory Solution Overview, Design Flow, and General Information 2017-05-08 altera:content-area/external-memory-interface altera:document-type/reference-manual,altera:document-type/user-guide
External Memory Interface Handbook Volume 2: Design Guidelines 2017-05-08 altera:content-area/external-memory-interface altera:document-type/reference-manual,altera:document-type/user-guide
External Memory Interface Handbook Volume 3: Reference Material 2019-07-24 altera:content-area/external-memory-interface altera:document-type/reference-manual,altera:document-type/user-guide
External Memory Interfaces Intel Arria 10 FPGA IP Core Release Notes 2019-07-01 altera:content-area/external-memory-interface altera:document-type/release-notes
External Memory Interfaces Intel Arria 10 FPGA IP Design Example User Guide 2018-09-24 altera:content-area/external-memory-interface altera:document-type/user-guide
FFT IP Core: User Guide 2017-11-06 altera:content-area/embedded-memory---dsp altera:document-type/user-guide altera:intellectual-property
Fault Injection Intel FPGA IP Core User Guide 2019-07-09 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/user-guide altera:intellectual-property
Floating-Point IP Cores User Guide 2020-06-22 altera:content-area/embedded-memory---dsp altera:document-type/user-guide altera:intellectual-property
GPIO Intel FPGA IP User Guide: Intel Arria 10 and Intel Cyclone 10 GX Devices 2019-10-01 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Guidelines for Developing a Nios II HAL Device Driver 2015-06-12 altera:document-type/app-notes,altera:document-type/design-guides
HDMI Intel Arria 10 FPGA IP Design Example User Guide 2020-09-28 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
High-speed Reed-Solomon IP Core User Guide 2017-11-06 altera:content-area/embedded-memory---dsp altera:document-type/user-guide altera:intellectual-property
IOPLL Intel FPGA IP Core Release Notes 2020-09-28 altera:content-area/clocking altera:document-type/release-notes altera:intellectual-property
IOPLL Intel FPGA IP Core User Guide 2019-06-24 altera:content-area/clocking altera:document-type/user-guide altera:intellectual-property
Intel Acceleration Stack for Intel Xeon CPU with FPGAs 1.0 Errata 2018-06-22 altera:content-area/end-applications altera:document-type/errata-sheets altera:collection/data-sheet
Intel Acceleration Stack for Intel Xeon CPU with FPGAs 1.1 Errata 2018-08-06 altera:content-area/end-applications altera:document-type/errata-sheets altera:collection/data-sheet
Intel Acceleration Stack for Intel Xeon CPU with FPGAs 1.1 Release Notes 2018-08-06 altera:content-area/end-applications altera:document-type/release-notes
Intel Acceleration Stack for Intel Xeon CPU with FPGAs Core Cache Interface (CCI-P) Reference Manual 2019-11-04 altera:document-type/user-guide
Intel Acceleration Stack for Intel Xeon CPU with FPGAs Release Notes 2018-04-11 altera:document-type/release-notes
Intel Acceleration Stack for Intel Xeon CPU with FPGAs Version 1.1 Release Notes: Intel FPGA Programmable Acceleration Card N3000 2019-11-25 altera:content-area/end-applications altera:document-type/release-notes
Intel Acceleration Stack for Intel Xeon CPU with FPGAs Version 1.2 Errata 2018-12-04 altera:content-area/end-applications altera:document-type/errata-sheets altera:collection/data-sheet
Intel Acceleration Stack for Intel Xeon CPU with FPGAs Version 1.2.1 Release Notes 2020-03-06 altera:content-area/end-applications altera:document-type/release-notes
Intel Accelerator Functional Unit Simulation Environment Quick Start User Guide 2020-03-06 altera:content-area/end-applications altera:document-type/user-guide
Intel Arria 10 CvP Initialization and Partial Reconfiguration over PCI Express User Guide 2020-09-01 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/user-guide
Intel Arria 10 Device Datasheet 2020-06-26 altera:content-area/external-memory-interface,altera:content-area/device-configuration-and-remote-system-upgrades,altera:content-area/clocking,altera:content-area/i-o-interfaces-protocols-and-signal-integrity,altera:content-area/embedded-memory---dsp,altera:content-area/power-and-thermal-management altera:document-type/data-sheets altera:collection/data-sheet,altera:content-area/recommended-documents
Intel Arria 10 Device Overview 2020-10-20 altera:document-type/device-overview altera:collection/data-sheet,altera:content-area/recommended-documents
Intel Arria 10 GX/GT Device Errata and Design Recommendations 2020-01-10 altera:document-type/errata-sheets,altera:document-type/design-guides altera:collection/data-sheet,altera:content-area/recommended-documents
Intel Arria 10 Military Temperature Range Support Technical Brief 2019-11-05 altera:document-type/technical-briefs,altera:document-type/data-sheets altera:collection/data-sheet
Intel Arria 10 SX Device Errata and Design Recommendations 2020-01-10 altera:document-type/errata-sheets,altera:document-type/design-guides altera:collection/data-sheet,altera:content-area/recommended-documents
Intel Arria 10 Transceiver PHY User Guide 2020-05-15 altera:content-area/clocking altera:document-type/user-guide altera:content-area/recommended-documents
Intel Arria 10 and Intel Cyclone 10 GX Avalon -ST Interface for PCI Express User Guide 2020-06-02 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Intel Arria 10 and Intel Cyclone 10 GX Avalon Memory Mapped (Avalon-MM) Interface for PCI Express User Guide 2019-12-20 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Intel Arria 10 and Intel Cyclone 10 GX Avalon streaming Hard IP for PCIe Design Example User Guide 2020-05-13 altera:document-type/user-guide altera:intellectual-property
Intel Arria 10 or Intel Cyclone 10 GX Avalon Memory Mapped (Avalon-MM) DMA Interface for PCI Express Solutions User Guide 2019-12-23 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Intel FPGA Download Cable User Guide 2020-03-11 altera:content-area/development-kits altera:document-type/user-guide
Intel FPGA Integer Arithmetic IP Cores User Guide 2020-10-05 altera:content-area/embedded-memory---dsp altera:document-type/user-guide altera:intellectual-property
Intel FPGA Programmable Acceleration Card N3000 Data Sheet 2020-03-03 altera:document-type/data-sheets altera:collection/data-sheet
Intel FPGA SDK for OpenCL Pro Edition: Custom Platform Toolkit User Guide 2020-09-28 altera:document-type/user-guide altera:development-software
Intel FPGA SDK for OpenCL Standard Edition: Custom Platform Toolkit User Guide 2018-09-24 altera:document-type/user-guide altera:development-software
Intel FPGA SDK for OpenCL: Intel Arria 10 GX FPGA Development Kit Reference Platform Porting Guide 2019-04-18 altera:document-type/user-guide altera:development-software
Intel FPGA SDK for OpenCL: Intel Arria 10 SoC Development Kit Reference Platform Porting Guide 2019-10-08 altera:document-type/user-guide altera:development-software
Intel FPGA Software Installation and Licensing Quick Start 2018-11-26 altera:document-type/user-guide altera:development-software
Intel FPGA Temperature Sensor IP Core User Guide 2018-05-30 altera:content-area/power-and-thermal-management altera:document-type/user-guide
Intel FPGA Voltage Sensor IP Core User Guide 2018-02-09 altera:content-area/power-and-thermal-management altera:document-type/user-guide altera:intellectual-property
Intel High Level Synthesis Accelerator Functional Unit Design Example User Guide 2019-07-19 altera:document-type/user-guide altera:development-software
Intel High Level Synthesis Compiler Standard Edition: Best Practices Guide 2019-12-18 altera:document-type/user-guide altera:development-software
Intel High Level Synthesis Compiler Standard Edition: Getting Started Guide 2020-03-26 altera:document-type/user-guide altera:development-software
Intel High Level Synthesis Compiler Standard Edition: Reference Manual 2019-12-18 altera:document-type/reference-manual,altera:document-type/user-guide altera:development-software
Intel High Level Synthesis Compiler Standard Edition: User Guide 2019-12-18 altera:document-type/user-guide altera:development-software
Intel High Level Synthesis Compiler Standard Edition: Version 19.1 Release Notes 2019-03-26 altera:document-type/release-notes altera:development-software
Intel Quartus Prime Design Suite Version 18.1 Update Release Notes 2019-04-17 altera:document-type/release-notes altera:intellectual-property,altera:development-software
Intel Quartus Prime Pro Edition User Guide: Debug Tools 2020-09-28 altera:document-type/user-guide altera:development-software
Intel Quartus Prime Pro Edition User Guide: Design Recommendations 2020-09-28 altera:document-type/user-guide altera:development-software
Intel Quartus Prime Pro Edition User Guide: Getting Started 2020-09-28 altera:document-type/user-guide altera:development-software
Intel Quartus Prime Pro Edition User Guide: Third-party Logic Equivalence Checking Tools 2019-08-30 altera:document-type/user-guide altera:development-software
Intel Quartus Prime Standard Edition Handbook Volume 1 Design and Synthesis 2018-05-09 altera:document-type/user-guide altera:development-software
Intel Quartus Prime Standard Edition Handbook Volume 3 Verification 2018-05-09 altera:document-type/user-guide altera:development-software
Intel Quartus Prime Timing Analyzer Cookbook 2018-11-12 altera:document-type/user-guide altera:development-software
JESD204B IP Core Design Example User Guide 2017-11-06 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
JESD204B Intel Arria 10 FPGA IP Design Example User Guide 2020-02-13 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
JESD204B Intel FPGA IP Release Notes 2019-12-16 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes altera:intellectual-property
JESD204B Intel FPGA IP User Guide 2020-09-10 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
LVDS SERDES Intel FPGA IP User Guide: Intel Arria 10 and Intel Cyclone 10 GX Devices 2020-09-25 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Low Latency 100-Gbps Ethernet IP Core User Guide 2020-09-04 altera:document-type/user-guide altera:intellectual-property
Low Latency 40-Gbps Ethernet IP Core User Guide 2020-09-04 altera:document-type/user-guide altera:intellectual-property
Low Latency Ethernet 10G MAC Intel FPGA IP Release Notes 2019-10-02 altera:document-type/release-notes altera:intellectual-property
ModelSim - Intel FPGA Edition Simulation Quick-Start: Intel Quartus Prime Pro Edition 2019-12-30 altera:document-type/user-guide altera:content-area/recommended-documents,altera:development-software
ModelSim - Intel FPGA Edition Simulation Quick-Start: Intel Quartus Prime Standard Edition 2019-12-30 altera:document-type/user-guide altera:development-software
NCO IP Core: User Guide 2017-11-06 altera:content-area/embedded-memory---dsp altera:document-type/user-guide altera:intellectual-property
Native Loopback Accelerator Functional Unit (AFU) User Guide 2019-08-05 altera:content-area/end-applications altera:document-type/user-guide
Networking Interface for Open Programmable Acceleration Engine: Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA 2019-08-05 altera:document-type/user-guide
Nios II Custom Instruction User Guide 2020-04-27 altera:document-type/user-guide altera:intellectual-property,altera:development-software
Nios II Performance Benchmarks 2020-05-14 altera:content-area/embedded-memory---dsp altera:document-type/user-guide altera:intellectual-property
Nios II Processor Reference Guide 2020-10-22 altera:content-area/embedded-memory---dsp altera:document-type/user-guide altera:development-software
O-RAN Intel FPGA IP User Guide 2020-09-04 altera:document-type/user-guide altera:intellectual-property,altera:development-software
OCT Intel FPGA IP User Guide 2019-07-03 altera:content-area/external-memory-interface,altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
PCI Express High Performance Reference Design 2018-12-12 altera:document-type/app-notes altera:intellectual-property
PCI Express: Migrating to Intel Stratix 10 Devices for the Avalon Streaming Interface 2017-05-08 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/app-notes altera:intellectual-property
PCI Express: Migrating to Stratix 10 from Arria 10 for the Avalon-MM and Avalon-MM DMA Interfaces 2017-01-23 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
QDR II and QDR II+ SRAM Controller with UniPHY IP Core Release Notes 2019-07-01 altera:content-area/external-memory-interface altera:document-type/release-notes
RLDRAM II Controller with UniPHY and RLDRAM 3 PHY-Only IP Core Release Notes 2019-07-01 altera:content-area/external-memory-interface altera:document-type/release-notes
RapidIO II Intel FPGA IP Release Notes 2020-09-28 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes
RapidIO II Intel FPGA IP User Guide 2020-09-28 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide
RapidIO Intel FPGA IP Core Release Notes 2020-09-28 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes
RapidIO Intel FPGA IP User Guide 2020-09-28 altera:document-type/user-guide altera:intellectual-property
Reed-Solomon II IP Core User Guide 2016-05-02 altera:content-area/embedded-memory---dsp altera:document-type/user-guide altera:intellectual-property
Remote Update Intel FPGA IP Core Release Notes 2018-05-07 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/release-notes
Remote Update Intel FPGA IP User Guide 2020-02-11 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
SDI Audio Intel FPGA IP User Guide 2020-10-05 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
SDI II Intel Arria 10 FPGA IP Design Example User Guide 2018-11-20 altera:document-type/user-guide altera:intellectual-property
SDI II Intel FPGA IP User Guide 2020-10-01 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
SDI IP Core User Guide 2020-08-20 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Security User Guide: Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA 2020-03-06 altera:document-type/user-guide altera:content-area/recommended-documents
Serial Digital Interface (SDI) IP Core Release Notes 2020-08-20 altera:document-type/release-notes altera:intellectual-property
Serial Lite III Streaming Intel Arria 10 FPGA IP Design Example User Guide 2019-05-13 altera:document-type/user-guide altera:intellectual-property
Serial Lite III Streaming Intel FPGA IP Core Release Notes 2018-09-24 altera:document-type/release-notes altera:intellectual-property
Serial Lite III Streaming Intel FPGA IP Core User Guide 2020-07-10 altera:document-type/user-guide altera:intellectual-property
SerialLite II IP Core User Guide 2019-01-09 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/user-guide altera:intellectual-property
Streaming DMA Accelerator Functional Unit User Guide: Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA 2020-03-06 altera:content-area/end-applications altera:document-type/user-guide
Unique Chip ID Intel FPGA IP Core Release Notes 2018-05-07 altera:content-area/device-configuration-and-remote-system-upgrades altera:document-type/release-notes
Video and Image Processing Suite Release Notes 2019-04-15 altera:content-area/i-o-interfaces-protocols-and-signal-integrity altera:document-type/release-notes altera:intellectual-property
Power and Thermal Management
  • AN711: Power Reduction Features in Arria 10 Devices
  • AN692: Power Sequencing Considerations for Arria 10 and Stratix 10 Devices
  • Device-Specific Power Delivery Network (PDN) Tool 2.0 User Guide
         Power Delivery Network (PDN) Tool 2.0 for Arria 10 Devices
  • MAX® 10 Board Management Control Solutions
Design Guidelines
  • AN672: Transceiver Link Design Guidelines for High-Gbps Data Rate Transmission
  • AN738: Arria 10 Device Design Guidelines
End Applications
  • AN 425: Using the Command-Line Jam STAPL Solution for Device Programming
  • OTN Family | 200G P-OTS Any-Rate Mapper | TPOC226 (ver 1.0, Mar 2014, 607 KB)
    (SoftSilicon function)
  • OTN Family | 400G Transponder / Muxponder | TPO516 (ver 1.0, Mar 2014, 469 KB)
    (SoftSilicon function)
General Device Documentation
  • Altera I/O Phase-Locked Loop (Altera IOPLL) User Guide
White Papers
  • Expect a Breakthrough Advantage in Next-Generation FPGAs (PDF)
  • Meeting the Performance and Power Imperative of the Zettabyte Era with Generation 10 (PDF)
  • Enabling Impactful DSP Designs on FPGAs with Hardened Floating-Point Implementation (PDF)
  • Finding Acceleration in a Video-Centric World (PDF)