Register Fields for PL32G_CAP/PL32G_CONTROL_REG

Field Name	Bit Offset
EQ_BYPASS_HIGHEST_RATE_DISABLE	0
NO_EQ_NEEDED_DISABLE	1
RSVDP_2	2
MOD_TS_USAGE_MODE_SELECT	8
RSVDP_11	11

Contact Intel | Terms of Use | Trademarks | Privacy | Send Feedback

Copyright© Intel Corporation. All rights reserved. INTEL, AGILEX, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS, STRATIX, and all other brands, unless noted otherwise, and/or trademarks of Intel Corporation in the U.S. and other countries.