Configuration Monitor (MON) Registers Register Descriptions

The Configuration Monitor allows software to poll or be interrupted by changes in the FPGA state. The Configuration Monitor is an instantiation of a Synopsys GPIO.
Only registers relevant to the MON operation are shown. The GPIO inputs are connected to the following signals:

Offset: 0x800