BRAMECCERR
RAM ECC Error Register
| Module Instance | Base Address | Register Address |
|---|---|---|
i_usb31_0__ahb_slave__11000000__DWC_usb31_block_debug__SEG_L4_AHB_USB1_0x0_0x100000
|
0x1100D800
|
0x1100D858
|
Size: 32
Offset: 0x58
Access: RW
Important: The value of a reserved bit must be maintained in software. When you modify registers containing reserved bit fields, you must use a read-modify-write operation to preserve state and prevent indeterminate system behavior.
| Bit Fields | |||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|
|
|||||||||||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|
|
|
|
|
|
|||||||||||
BRAMECCERR Fields
| Bit | Name | Description | Access | Reset |
|---|---|---|---|---|
| 31:12 |
reserved_31_12
|
Reserved |
RO
|
0x0
|
| 11 |
ramserr
|
RAM Single Error |
RW
|
0x0
|
| 10 |
rammerr
|
RAM Multiple Error |
RW
|
0x0
|
| 9:5 |
ramserrvec
|
RAM0 Single Error Vector |
RW
|
0x0
|
| 4:0 |
rammerrvec
|
RAM Multiple Error Vector |
RW
|
0x0
|