ECC_dbytectrl

         Max number of implemented byte enabled is DAT/8
      
Module Instance Base Address Register Address
ecc_usb1_cache__ecc_csr__108c4c00__ecc_registerBlock__SEG_L4_ECC_usb1_cacheecc_0x0_0x400 0x108C4C00 0x108C4C74 - 0x108C4D62

Size: 32

Offset: 0x74

Access: RW

Important: The value of a reserved bit must be maintained in software. When you modify registers containing reserved bit fields, you must use a read-modify-write operation to preserve state and prevent indeterminate system behavior.
Bit Fields
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Reserved_1

RO 0x0

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Reserved_1

RO 0x0

DBEN

RW 0x0

ECC_dbytectrl Fields

Bit Name Description Access Reset
31:8 Reserved_1
Reserved bitfield added by Magillem
RO 0x0
7:0 DBEN
Byte or word enable for access.
RW 0x0