GRBUNSIDR

         Ncore Subsystem Identification Register
      
Module Instance Base Address Register Address
i_ccu__DSU__1c000000__sys_global_register_blk 0x1C0FF000 0x1C0FFFFC

Size: 32

Offset: 0xFFC

Access: RO

Important: The value of a reserved bit must be maintained in software. When you modify registers containing reserved bit fields, you must use a read-modify-write operation to preserve state and prevent indeterminate system behavior.
Bit Fields
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

Rsvd1

RO 0x0

nSnoopFilters

RO 0x0

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

CachelineOffset

RO 0x1

RelVer

RO 0x323

GRBUNSIDR Fields

Bit Name Description Access Reset
31:24 Rsvd1
Reserved
RO 0x0
23:16 nSnoopFilters
Number of Snoop Filters. This field indicates the number of snoop filters in the coherent derived. The value of this field equals the number of snoop filters minus one.
RO 0x0
15:12 CachelineOffset
Directory Cacheline Offset. This field indicates the width of the directory cache line offset. The number of bits in the directory cache line offset equals the value of this field + 5, e.g. for a 6-bit offset the value of this field equals 1. The size in bytes of the directory cache line is equal to two to the power of the offset.
RO 0x1
11:0 RelVer
Release Version.
RO 0x323