SMMU_PMCG_CIDR1
This is the PMU Component Identification register 1. This register provides information that identifies the MMU-600 PMU as an Arm component.
| Module Instance | Base Address | Register Address |
|---|---|---|
i_aps_smmu__sys_tcu_apb__16000000__tcu__SEG_TCU_s_0x0_0x1000000
|
0x16000000
|
0x16002FF4
|
Size: 32
Offset: 0x2FF4
Access: RO
Important: The value of a reserved bit must be maintained in software. When you modify registers containing reserved bit fields, you must use a read-modify-write operation to preserve state and prevent indeterminate system behavior.
| Bit Fields | |||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|
|
|||||||||||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|
|
|
|
|||||||||||||
SMMU_PMCG_CIDR1 Fields
| Bit | Name | Description | Access | Reset |
|---|---|---|---|---|
| 31:8 |
Reserved_31_8
|
Reserved_31_8 |
RO
|
0x0
|
| 7:4 |
CLASS
|
The value 0x9 identifies the MMU-600 as an Arm CoreSight component. |
RO
|
0x9
|
| 3:0 |
PREAMBLE
|
The value 0x0 identifies the MMU-600 as an Arm component. |
RO
|
0x0
|