IC_CLR_RESTART_DET
Name: Clear RESTART_DET Interrupt Register
Size: 1 bit
Address Offset: 0xA8
Read/Write Access: Read
| Module Instance | Base Address | Register Address |
|---|---|---|
i_i2c_0__i2c_csr__10c02800__DW_apb_i2c_addr_block1__SEG_L4_SP_i2c0_0x0_0x100
|
0x10C02800
|
0x10C028A8
|
Size: 32
Offset: 0xA8
Access: RO
Important: The value of a reserved bit must be maintained in software. When you modify registers containing reserved bit fields, you must use a read-modify-write operation to preserve state and prevent indeterminate system behavior.
| Bit Fields | |||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|
|
|||||||||||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|
|
|
||||||||||||||
IC_CLR_RESTART_DET Fields
| Bit | Name | Description | Access | Reset |
|---|---|---|---|---|
| 31:1 |
RSVD_IC_CLR_RESTART_DET
|
Reserved bits - Read Only |
RO
|
0x0
|
| 0 |
CLR_RESTART_DET
|
Read this register to clear the RESTART_DET interrupt (bit 12) of IC_RAW_INTR_STAT register. Reset value: 0x0 |
RO
|
0x0
|