GICR0_PIDR2

         GICR0_PIDR2
      
Module Instance Base Address Register Address
i_aps_gic__gic_axi4_slave__1d000000__GICRlpi0 0x1D060000 0x1D06FFE8

Size: 32

Offset: 0xFFE8

Access: RO

Important: The value of a reserved bit must be maintained in software. When you modify registers containing reserved bit fields, you must use a read-modify-write operation to preserve state and prevent indeterminate system behavior.
Bit Fields
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

RESERVED0

RO 0x0

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESERVED0

RO 0x0

REVISION

RO 0x3

JEDEC

RO 0x1

DES_1

RO 0x3

GICR0_PIDR2 Fields

Bit Name Description Access Reset
31:8 RESERVED0
RESERVED0
RO 0x0
7:4 REVISION
REVISION
RO 0x3
3 JEDEC
JEDEC
RO 0x1
2:0 DES_1
DES_1
RO 0x3