XAIUIDR
XAIU Identification Register
| Module Instance | Base Address | Register Address |
|---|---|---|
i_ccu__DSU__1c000000__FPGA2SOC
|
0x1C001000
|
0x1C001000
|
Size: 32
Offset: 0x
Access: RO
Important: The value of a reserved bit must be maintained in software. When you modify registers containing reserved bit fields, you must use a read-modify-write operation to preserve state and prevent indeterminate system behavior.
| Bit Fields | |||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|
|
|
||||||||||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|
|
|
|
|
||||||||||||
XAIUIDR Fields
| Bit | Name | Description | Access | Reset |
|---|---|---|---|---|
| 31 |
Valid
|
Value of 1 validates this register. This bit is set to 1 if the unit is implemented. |
RO
|
0x1
|
| 30:15 |
Rsvd1
|
Reserved |
RO
|
0x0
|
| 14:12 |
NUnitId
|
Ncore 3 Unit identifier. |
RO
|
0x1
|
| 11:8 |
NRRI
|
Identifier of the Ncore 3 Register Region in which this unit resides |
RO
|
0x0
|
| 7:0 |
RPN
|
XAIU Register Page Number (within its NRR) |
RO
|
0x1
|