BU31RHBDBG
U31 ROOT HUB DEBUG REG
Module Instance | Base Address | Register Address |
---|---|---|
i_usb31_0__ahb_slave__11000000__DWC_usb31_block_debug__SEG_L4_AHB_USB1_0x0_0x100000
|
0x1100D800
|
0x1100D800
|
Size: 32
Offset: 0x
Access: RW
Important: The value of a reserved bit must be maintained in software. When you modify registers containing reserved bit fields, you must use a read-modify-write operation to preserve state and prevent indeterminate system behavior.
Bit Fields | |||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|
|||||||||||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|
|
|
|
|
BU31RHBDBG Fields
Bit | Name | Description | Access | Reset |
---|---|---|---|---|
31:10 |
Reserved_31_10
|
Reserved_31_10 |
RO
|
0x0
|
9:4 |
reserved_9_4
|
Reserved |
RW
|
0x0
|
3 |
tpcfg_tout_ctrl
|
tpcfg_tout_ctrl This bit controls the 3.x port configuration timeout duration. - 1: The port configuration timeout counter resets when the link is not in U0. - 0: The port configuration timeout counter does not reset if the link goes to recovery or exits U0. |
RW
|
0x1
|
2:1 |
pcap
|
pcap This field is used for Synopsys debugging purposes only. |
RW
|
0x0
|
0 |
ovrcur
|
ovrcur Overcurrent injection. This field is used for Synopsys debugging purposes only. |
RW
|
0x0
|