CQRS10
CQRS10 - Command Queuing Task Doorbell\n
CQ has 32 tasks have individual bits to start operation on desired task.
The S/W writes 1 on any position from 0 to 31 to start task 0 to 31.
The S/W can request more than one task in single write.
The CQ Engine process tasks in order they were requested:\n
- when more than one task is requested in single register write, the task with
lower number has higher priority over task with higher number\n
- task(s) requested in earlier register write has higher priority over task(s)
in later register write\n
The order of the tasks are maintained during all phases of transaction. If given
task is not ready for execution, the CQ Engine takes next task with highest
number.\n
CQ Engine needs several clock cycles to push requested in the single register
write Task Doorbell to queue. The slave interface ends write transfer as soon
all tasks are in the queue.\n
When S/W writes 0 to bit in this register, the related task won't start - this
value is ignored.\n
Task Doorbell bit remain 1 until task execution is completed, task is cleared by
Clear All Task or Clear Task with this number or CQ Engine is disabled (CQE=0).
Module Instance | Base Address | Register Address |
---|---|---|
i_sdmmc__sdmmc_apb_slv__10808000____CQRS____SEG_L4_MP_sdmmc_s_0x0_0x1000
|
0x10808400
|
0x10808428
|
Size: 32
Offset: 0x28
Access: RW
Bit Fields | |||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CQRS10 Fields
Bit | Name | Description | Access | Reset |
---|---|---|---|---|
31 |
CQTD31
|
CQTD31 - Command Queuing Task Doorbell #31 |
RW
|
0x0
|
30 |
CQTD30
|
CQTD30 - Command Queuing Task Doorbell #30 |
RW
|
0x0
|
29 |
CQTD29
|
CQTD29 - Command Queuing Task Doorbell #29 |
RW
|
0x0
|
28 |
CQTD28
|
CQTD28 - Command Queuing Task Doorbell #28 |
RW
|
0x0
|
27 |
CQTD27
|
CQTD27 - Command Queuing Task Doorbell #27 |
RW
|
0x0
|
26 |
CQTD26
|
CQTD26 - Command Queuing Task Doorbell #26 |
RW
|
0x0
|
25 |
CQTD25
|
CQTD25 - Command Queuing Task Doorbell #25 |
RW
|
0x0
|
24 |
CQTD24
|
CQTD24 - Command Queuing Task Doorbell #24 |
RW
|
0x0
|
23 |
CQTD23
|
CQTD23 - Command Queuing Task Doorbell #23 |
RW
|
0x0
|
22 |
CQTD22
|
CQTD22 - Command Queuing Task Doorbell #22 |
RW
|
0x0
|
21 |
CQTD21
|
CQTD21 - Command Queuing Task Doorbell #21 |
RW
|
0x0
|
20 |
CQTD20
|
CQTD20 - Command Queuing Task Doorbell #20 |
RW
|
0x0
|
19 |
CQTD19
|
CQTD19 - Command Queuing Task Doorbell #19 |
RW
|
0x0
|
18 |
CQTD18
|
CQTD18 - Command Queuing Task Doorbell #18 |
RW
|
0x0
|
17 |
CQTD17
|
CQTD17 - Command Queuing Task Doorbell #17 |
RW
|
0x0
|
16 |
CQTD16
|
CQTD16 - Command Queuing Task Doorbell #16 |
RW
|
0x0
|
15 |
CQTD15
|
CQTD15 - Command Queuing Task Doorbell #15 |
RW
|
0x0
|
14 |
CQTD14
|
CQTD14 - Command Queuing Task Doorbell #14 |
RW
|
0x0
|
13 |
CQTD13
|
CQTD13 - Command Queuing Task Doorbell #13 |
RW
|
0x0
|
12 |
CQTD12
|
CQTD12 - Command Queuing Task Doorbell #12 |
RW
|
0x0
|
11 |
CQTD11
|
CQTD11 - Command Queuing Task Doorbell #11 |
RW
|
0x0
|
10 |
CQTD10
|
CQTD10 - Command Queuing Task Doorbell #10 |
RW
|
0x0
|
9 |
CQTD09
|
CQTD09 - Command Queuing Task Doorbell #09 |
RW
|
0x0
|
8 |
CQTD08
|
CQTD08 - Command Queuing Task Doorbell #08 |
RW
|
0x0
|
7 |
CQTD07
|
CQTD07 - Command Queuing Task Doorbell #07 |
RW
|
0x0
|
6 |
CQTD06
|
CQTD06 - Command Queuing Task Doorbell #06 |
RW
|
0x0
|
5 |
CQTD05
|
CQTD05 - Command Queuing Task Doorbell #05 |
RW
|
0x0
|
4 |
CQTD04
|
CQTD04 - Command Queuing Task Doorbell #04 |
RW
|
0x0
|
3 |
CQTD03
|
CQTD03 - Command Queuing Task Doorbell #03 |
RW
|
0x0
|
2 |
CQTD02
|
CQTD02 - Command Queuing Task Doorbell #02 |
RW
|
0x0
|
1 |
CQTD01
|
CQTD01 - Command Queuing Task Doorbell #01 |
RW
|
0x0
|
0 |
CQTD00
|
CQTD00 - Command Queuing Task Doorbell #00 |
RW
|
0x0
|