CLK_[2][A,B,C,F,G,H,I,J,K,L,M,N]_[0,1]p

CLK_[3][A,B,C,D,E,F,G,H,I,J,K,L]_[0,1]p

Dedicated high speed clock input pins that can be used for data inputs or outputs. Differential input OCT Rd, single-ended input OCT Rt, and single-ended output OCT Rs are supported on these pins.

When you do not use these pins as dedicated clock pins, you can use them as regular I/O pins.

CLK_[2][A,B,C,F,G,H,I,J,K,L,M,N]_[0,1]n

CLK_[3][A,B,C,D,E,F,G,H,I,J,K,L]_[0,1]n

PLL_[2][A,B,C,F,G,H,I,J,K,L,M,N]_FB[0]

PLL_[3][A,B,C,F,G,H,I,J,K,L]_FB[0]

Dual-purpose I/O pins that can be used as single-ended inputs, single-ended outputs, or external feedback input pins.

For more information about the supported pins, refer to the device pin-out file.

PLL_[2][A,B,C,F,G,H,I,J,K,L,M,N]_FBp

PLL_[3][A,B,C,F,G,H,I,J,K,L]_FBp

Dual-purpose I/O pins that can be used as differential I/Os, or external feedback input pins.

For more information about the supported pins, refer to the device pin-out file.

PLL_[2][A,B,C,F,G,H,I,J,K,L,M,N]_FBn

PLL_[3][A,B,C,F,G,H,I,J,K,L]_FBn

PLL_[2][A,B,C,F,G,H,I,J,K,L,M,N]_CLKOUT[0:1]

PLL_[3][A,B,C,F,G,H,I,J,K,L]_CLKOUT[0:1]

PLL_[2][A,B,C,F,G,H,I,J,K,L,M,N]_CLKOUT[0:1]p

PLL_[3][A,B,C,F,G,H,I,J,K,L]_CLKOUT[0:1]p

I/O pins that can be used as two single-ended clock output pins or one differential clock output pair.

For more information about the supported pins, refer to the device pin-out file.

PLL_[2][A,B,C,F,G,H,I,J,K,L,M,N]_CLKOUT[0:1]n

PLL_[3][A,B,C,F,G,H,I,J,K,L]_CLKOUT[0:1]n

If the JTAG interface is not used, connect this pin through a 1-kΩ pull-down resistor to GND.

This pin has an internal 25-kΩ pull-down.

Do not drive voltage higher than the VCCIO_SDM supply for the TCK pin. The TCK input pin is powered by the VCCIO_SDM supply.

Connect this pin to a 1-kΩ - 10-kΩ pull-up resistor to the VCCIO_SDM supply. If the JTAG interface is not used, connect the TMS pin to the VCCIO_SDM supply using a 1-kΩ resistor.

This pin has an internal 25-kΩ pull-up.

Do not drive voltage higher than the VCCIO_SDM supply for the TMS pin. The TMS input pin is powered by the VCCIO_SDM supply.

Connect this pin to a 1-kΩ - 10-kΩ pull-up resistor to the VCCIO_SDM supply. If the JTAG interface is not used, connect the TDI pin to the VCCIO_SDM supply using a 1-kΩ resistor.

This pin has an internal 25-kΩ pull-up.

Do not drive voltage higher than the VCCIO_SDM supply for the TDI pin. The TDI input pin is powered by the VCCIO_SDM supply.

When you are using the Avalon-ST configuration scheme, connect this pin to the configuration host.

For other configuration schemes, you can use this pin to monitor the configuration status.

This pin must be pulled up through a 10-kΩ resistor to VCCIO_SDM for all configuration schemes.

When you use the Avalon-ST configuration scheme, connect this pin directly to the configuration host.

When you use other configuration schemes, pull this pin to VCCIO_SDM through an external 10-KΩ pull-up resistor.

If you choose to use the external clock source for configuration and transceiver calibration, you must provide a 25-MHz, 100-MHz, or 125-MHz free-running clock source to this pin and enable it in the Intel^® Quartus^® Prime software when you compile your design. If you are using the internal oscillator for configuration and not using this pin as transceiver calibration clock, leave this pin unconnected.

You must provide an external clock source if you are using transceivers.

Dual-purpose configuration data input pins.

Use DATA [15:0] pins for Avalon Streaming Interface (Avalon-ST) x16 mode, DATA [31:0] pins for Avalon-ST x32 mode, or as regular I/O pins.

Avalon-ST x8 mode uses the SDM_IO pins.

These pins can also be used as user I/O pins after configuration.

Dual-purpose Avalon-ST interface clock input pin.

This pin is used for Avalon-ST x16 and x32 configuration schemes.

This pin can also be used as a user I/O pin after configuration.

Dual-purpose Avalon-ST interface data valid input pin.

This pin is used for Avalon-ST x16 and x32 configuration schemes.

This pin can also be used as a user I/O pin after configuration.

Dual-purpose fundamental reset pin that is only available when you use together with PCI Express^® (PCIe^®) hard IP (HIP).

When the PCIe HIP on a side (left or right) is enabled, the nPERST pins on that side cannot be used as general-purpose I/Os (GPIOs). In this case, connect the nPERST pin to the system PCIe nPERST signal to ensure that both ends of the link start link-training at the same time. The nPERST pins on a side are available as GPIOs only when the PCIe HIP on that side is not enabled.

When the pin is low, the transceivers are in reset. When the pin is high, the transceivers are out of reset. When you do not use this pin as the fundamental reset, you can use this pin as a user I/O pin.

Connect this pin as defined in the Intel^® Quartus^® Prime software. This pin is powered by the VCCIO3V supply.

When VCCIO3V is connected to a 3.0-V supply, you must use a diode to clamp the 3.3V LVTTL PCIe input signal to the VCCIO3V power of the device.

When VCCIO3V is connected to any voltage other than 3.0V, you must use a level translator to shift down the voltage from 3.3V LVTTL to the corresponding voltage level powering the VCCIO3V pin.

For maximum compatibility, always use the bottom left PCIe HIP first, as this is the only location that supports Configuration via Protocol (CvP) using the PCIe link.

These are the 3.0V I/O pins. These pins support 1.2V, 1.25V, 1.35V, 1.5V, 1.8V, 2.5V, and 3.0V I/O standards.

For details about the supported I/O standards, refer to the Intel^® Stratix^® 10 Device Datasheet.

Connect these pins according to the I/O interface standard you are using.

Connect unused pins as defined in the Intel^® Quartus^® Prime software.

LVDS[2][A,B,C,D,E, F,G,H,I,J,K,L,M,N]_[1:24][p,n]

LVDS[3][A,B,C,D,E,F,G,H,I,J,K,L,M,N]_[1:24][p,n]

DQS[0:47]

DQS[48:95]

DQSn[0:47]

DQSn[48:95]

DQ[0:47]

DQ[48:95]

Tie the VREFP_ADC pin to an external 1.25V accurate reference source (+/- 0.2%) for better ADC performance. Treat the VREFP_ADC as an analog signal together with the VREFN_ADC signal that provides a differential 1.25V voltage. If no external reference is supplied, always connect the VREFP_ADC pin to GND. An on-chip reference source (+/-10%) is activated by connecting this pin to GND.

VREFP_ADC must be equal to or lower than VCCA_PLL to prevent damage.

When connecting an external voltage reference source to the VREFP_ADC and VREFN_ADC, Intel recommends keeping the VREF source as close as possible to minimize coupling noise to the power rail. Reference traces must be routed as a tightly coupled differential pair to the package ball with ground shielding.

Intel recommends you to place a 10 µF and 1 µF board capacitor to decouple VREFP_ADC and VREFN_ADC. Place the 1 µF board capacitor as close as possible to the package balls.

Tie the VREFN_ADC pin to the GND for better ADC performance. Treat VREFN_ADC as an analog signal together with the VREFP_ADC signal that provides a differential 1.25V voltage. If no external reference is supplied, always connect the VREFN_ADC pin to GND.

When connecting an external voltage reference source to the VREFP_ADC and VREFN_ADC, Intel recommends keeping the VREF source as close as possible to minimize coupling noise to the power rail. Reference traces must be routed as a tightly coupled differential pair to the package ball with ground shielding.

Intel recommends you to place a 10 µF and 1 µF board capacitor to decouple VREFP_ADC and VREFN_ADC. Place the 1 µF board capacitor as close as possible to the package balls.

Tie these pins to GND if you do not use the voltage sensor feature. For details on the usage of these pins, refer to the Intel^® Stratix^® 10 Analog to Digital Converter User Guide.

Do not drive VSIGP and VSIGN pins until the VCCA_PLL power rail has reached 1.62V to prevent damage.

Connect this pin to an external temperature sensing device to allow sensing of the FPGA's temperature. If you do not use the temperature sensing diode with an external temperature sensing device, leave this pin unconnected.

For more information about the locations and channel numbers of the temperature sensors, refer to the Intel^® Stratix^® 10 Analog to Digital Converter User Guide.

Connect this pin to an external temperature sensing device to allow sensing of the FPGA's temperature. If you do not use the temperature sensing diode with an external temperature sensing device, leave this pin unconnected.

For more information about the locations and channel numbers of the temperature sensors, refer to the Intel^® Stratix^® 10 Analog to Digital Converter User Guide.

RZQ_[2][A,B,C,F,G,H,I,J,K,L,M,N]

RZQ_[3][A,B,C,D,E,F,G,H,I,J,K,L]

Reference pins for I/O banks. The RZQ pins share the same VCCIO with the I/O bank where they are located.

Connect the external precision resistor to the designated pin within the bank. If not required, this pin is a regular I/O pin.

When using OCT, tie these pins to GND through either a 240-Ω or 100-Ω resistor, depending on the desired OCT impedence. For more information on the OCT schemes, refer to the Intel^® Stratix^® 10 General Purpose I/O User Guide.

When you do not use these pins as dedicated input for the external precision resistor or as I/O pins, leave these pins unconnected.

When designing for device migration, you have the option to connect these pins to either power, GND, or a signal trace depending on the pin assignment of the devices selected for migration.

However, if device migration is not a concern, leave these pins floating.

VCC and VCCP must operate at the same voltage level, should share the same power plane on the board, and be sourced from the same regulator.

For details about the recommended operating conditions, refer to the Electrical Characteristics in the Intel^® Stratix^® 10 Device Datasheet.

Use the Intel^® Stratix^® 10 Early Power Estimator (EPE) and the Intel^® Quartus^® Prime Power Analyzer to determine the current requirements for VCCP and other power supplies. Decoupling for these pins depends on the decoupling requirements of the specific board.

See Notes 2, 3, 4, 6, and 10 in Notes to Intel^® Stratix^® 10 GX Pin Connection Guidelines.

VCC and VCCP must operate at the same voltage level, should share the same power plane on the board, and be sourced from the same regulator.

For details about the recommended operating conditions, refer to the Electrical Characteristics in the Intel^® Stratix^® 10 Device Datasheet.

Use the Intel^® Stratix^® 10 Early Power Estimator (EPE) and the Intel^® Quartus^® Prime Power Analyzer to determine the current requirements for VCC and other power supplies. Decoupling for these pins depends on the decoupling requirements of the specific board.

See Notes 2, 3, 4, 6, and 10 in Notes to Intel^® Stratix^® 10 GX Pin Connection Guidelines.

Connect VCCPT to a 1.8V low noise switching regulator. You have the option to source the following from the same regulator as VCCPT:

• VCCIO_SDM and VCCIO_HPS
• VCCIO and VCCIO3V if these rails are using the same voltage level
• VCCBAT if this rail is using the same voltage level and the design security key feature is not required
• VCCH_GXB, VCCA_PLL, VCCPLL_SDM, VCCPLL_HPS, and VCCADC with proper isolation filtering

Provide a minimum decoupling of 1uF for the VCCPT power rail near the VCCPT pin.

A floating voltage may be observed on VCCPT during device power-up and power-down sequencing due to VCCERAM, with the magnitude of the floating voltage being lower than VCCPT. This is the expected behavior and will neither cause any functional failure nor reliability concerns to the device as long as the power-up or power-down sequence is followed.

For the power rail sharing, refer to the Power Supply Sharing Guidelines for Intel^® Stratix^® 10 Devices.

See Notes 2, 3, 4, 7, and 10 in Notes to Intel^® Stratix^® 10 GX Pin Connection Guidelines.

Connect VCCA_PLL to a 1.8V low noise switching regulator. With proper isolation filtering, you have the option to source VCCA_PLL from the same regulator as VCCPT.

See Notes 2, 3, 4, 7, and 10 in Notes to Intel^® Stratix^® 10 GX Pin Connection Guidelines.

These are the supply voltage pins for the I/O banks. Each bank can support a different voltage level.

Supported VCCIO standards include the following:

• Diff HSTL/HSTL(12,15,18)
• Diff SSTL/SSTL(12,125, 135, 15, 18)
• Diff HSUL/HSUL(12)
• Diff POD 12
• LVDS/Mini_LVDS/RSDS
• 1.2V, 1.5V, and 1.8V

Connect these pins to 1.2V, 1.25V, 1.35V, 1.5V, or 1.8V supplies, depending on the I/O standard required by the specified bank.

You have the option to power down unused I/O banks by connecting it’s VCCIO pin to GND.

During the power-up sequence only, a transient current whose magnitude is less than the VCCIO operating static current may be observed as the VCCIO transistors become operational. This is the expected behavior and will neither cause any functional failure nor reliability concerns to the device as long as the power-up or power-down sequence is followed.

When I/O bank 3A is used for AVST x16 or AVST x32 configuration mode, you must connect the VCCIO3A power supply to the VCCIO_SDM power supply for proper device functionality.

For more details, refer to the Intel^® Stratix^® 10 General Purpose I/O User Guide.

For the power rail sharing, refer to the Power Supply Sharing Guidelines for Intel^® Stratix^® 10 Devices.

See Notes 2, 3, 4, 8, and 10 in Notes to Intel^® Stratix^® 10 GX Pin Connection Guidelines.

Connect these pins to 1.2V, 1.5V, 1.8V, 2.5V, or 3.0V supplies, depending on the I/O standard required by the specified bank.

VCCIO3V must be powered on for proper device operation even if the VCCIO3V banks are unused.

For more details, refer to the Intel^® Stratix^® 10 General Purpose I/O User Guide.

For the power rail sharing, refer to the Power Supply Sharing Guidelines for Intel^® Stratix^® 10 Devices.

See Notes 2, 3, 4, 8, and 10 in Notes to Intel^® Stratix^® 10 GX Pin Connection Guidelines.

Connect these pins to a 1.8V power supply. When dual-purpose configuration pins are used for configuration, tie VCCIO of the bank where the dual-purpose configuration pins reside to the same regulator as VCCIO_SDM.

When these pins require the same voltage level as VCCIO, you have the option to tie them to the same regulator as VCCIO.

Provide a minimum decoupling of 47nF for the VCCIO_SDM power rail near the VCCIO_SDM pin.

For the power rail sharing, refer to the Power Supply Sharing Guidelines for Intel^® Stratix^® 10 Devices.

See Notes 2, 3, 4, and 10 in Notes to Intel^® Stratix^® 10 GX Pin Connection Guidelines.

Connect all VCCERAM pins to a 0.9V low noise switching power supply.

VCCPLLDIG_SDM must be sourced from the same regulator as VCCERAM with proper isolation filtering.

For more details, refer to the Intel^® Stratix^® 10 Device Datasheet.

See Notes 2, 3, 7, and 10 in Notes to Intel^® Stratix^® 10 GX Pin Connection Guidelines.

When using the design security volatile key, connect this pin to a non-volatile battery power source in the range of 1.2V - 1.8V.

When not using the volatile key, tie this pin to the 1.8-V VCCPT.

This pin must be properly powered as per the recommended voltage range as the power-on reset (POR) circuitry of the Intel^® Stratix^® 10 devices monitors VCCBAT.

Provide a minimum decoupling of 47nF for the VCCBAT power rail near the VCCBAT pin.

For the power rail sharing, refer to the Power Supply Sharing Guidelines for Intel^® Stratix^® 10 Devices.

Connect these pins to a 1.8V low noise power supply through a proper isolation filter.

With proper isolation filtering, you have the option to source VCCPLL_SDM from the same regulator as VCCPT when all power rails require 1.8V.

Decoupling for these pins depends on the design decoupling requirements of the specific board.

See Notes 2, 3, 4, and 7 in Notes to Intel^® Stratix^® 10 GX Pin Connection Guidelines.

If VREF pins are not used, connect them to either the VCCIO in the bank in which the pins reside or GND.

See Notes 2, 8, and 10 in Notes to Intel^® Stratix^® 10 GX Pin Connection Guidelines.

VCCLSENSE and GNDSENSE are differential remote sense pins for the VCC power. Connect your regulators’ differential remote sense lines to the respective VCCLSENSE and GNDSENSE pins. This compensates for the DC IR drop associated with the PCB and device package from the VCC power. Route these connections as differential pair traces and keep them isolated from any other noise source.

You must connect the VCCLSENSE and GNDSENSE lines to the regulator’s remote sense inputs.

You must supply a low noise 1.8V power supply to this pin if you are using the internal voltage sensors of the Intel^® Stratix^® 10 device.

When you are using the voltage sensors, tie this pin to VCCA_PLL with proper isolation filtering.

If you are not using the voltage sensors, tie this pin to VCCA_PLL.

You must provide a 2.4V power supply to this pin if the fuses need to be written. If writing to the fuses is not required, you can leave this pin floating and still read the fuse values.

Do not tie this pin to GND.

Intel recommends connecting this power supply permanently or as needed via a jumper if you are using the security features.

Ensure that the board routing is as short as possible to reduce the IR drop.

A floating voltage may be observed on the VCCFUSEWR_SDM power during power-up and power-down sequencing due to VCCPT and/or VCCERAM, with the total magnitude of the floating voltage being lower than VCCFUSEWR_SDM.

During the power-up sequence only, a transient current whose magnitude is less than the VCCFUSEWR_SDM operating transient current may be observed. The floating voltage and transient current are expected behavior and will neither cause any functional failure nor reliability concerns to the device as long as the power-up or power-down sequence is followed.

Analog power, receiver, specific to each transceiver bank of the left (L) side or right (R) side of the device.

Connect VCCR_GXB pins to a 1.03V or 1.12V low noise switching regulator depending on the transceiver data rate.

VCCR_GXB and VCCT_GXB pins on the same transceiver tile of the device must have the same voltage. This voltage is determined by the voltage level of the highest data rate bank on that tile.

When all of the transceivers on the same tile are not used, you may power down the transceivers in that tile by connecting its VCCR_GXB and VCCT_GXB to GND. In addition to this, if all tiles on the same side of the device are not used, VCCH_GXB for that side of the device can be connected to GND.

Place a 22-nF decoupling capacitor between each VCCR_GXB power pin and GND pin on the back side of the BGA pin field.

See Notes 2, 3, 4, 7, and 10 in Notes to Intel^® Stratix^® 10 GX Pin Connection Guidelines.

Connect VCCT_GXB pins to a 1.03V or 1.12V low noise switching regulator depending on the transceiver data rate.

VCCR_GXB and VCCT_GXB pins on the same transceiver tile of the device must have the same voltage. This voltage is determined by the voltage level of the highest data rate bank on that tile.

When all of the transceivers on the same tile are not used, you may power down the transceivers in that tile by connecting its VCCR_GXB and VCCT_GXB to GND. In addition to this, if all tiles on the same side of the device are not used, VCCH_GXB for that side of the device can be connected to GND.

Place a 22-nF decoupling capacitor between each VCCT_GXB power pin and GND pin on the back side of the BGA pin field.

See Notes 2, 3, 4, 7, and 10 in Notes to Intel^® Stratix^® 10 GX Pin Connection Guidelines.

Connect VCCH_GXB to 1.8V low noise switching regulator.

With a proper isolation filtering, you have the option to source VCCH_GXB from the same regulator as VCCPT.

To minimize the regulator switching noise impact on channel jitter performance, keep the switching frequency for VCCH_GXB regulator below 2 MHz. For OTN applications, the switching frequency for VCCH_GXB is recommended to be below 500 KHz.

Place a 22-nF decoupling capacitor between each VCCH_GXB power pin and GND pin on the back side of the BGA pin field.

A leakage voltage may be observed on the VCCH_GXB power rail before the VCCH_GXB is powered on due to leakage paths inside the device during the power-up and power-down sequencing. The total magnitude of this leakage voltage is lower than VCCH_GXB and this is an expected behavior.

During the power-up sequence only, a transient current whose magnitude is less than the VCCH_GXB static operating current may be observed. The floating voltage and transient current are expected behavior and will neither cause any functional failure nor reliability concerns to the device as long as the power-up or power-down sequence is followed.

See Notes 2, 3, 4, 7, and 10 in Notes to Intel^® Stratix^® 10 GX Pin Connection Guidelines.

GXB[L1,R4][C,D,E,F,G,H,I,J,K,L,M,N]_RX_CH[0:5]p

GXB[L1,R4][C,D,E,F,G,H,I,J,K,L,M,N]_REFCLK[0:5]p

These pins can be AC-coupled or DC-coupled when used.

Connect all unused GXB_RXp pins directly to GND.

GXB[L1,R4][C,D,E,F,G,H,I,J,K,L,M,N]_RX_CH[0:5]n

GXB[L1,R4][C,D,E,F,G,H,I,J,K,L,M,N]_REFCLK[0:5]n

These pins can be AC-coupled or DC-coupled when used.

Connect all unused GXB_RXn pins directly to GND.

High speed differential reference clock positive receiver channels, specific to each transceiver bank of the left (L) side or right (R) side of the device.

REFCLK_GXB can be used as dedicated clock input pins with fPLL for core clock generation even when the transceiver channel is not available.

These pins should be AC-coupled or DC-coupled when used. For HCSL I/O standard, it only supports DC coupling. In the PCI Express configuration, DC-coupling is allowed on the REFCLK if the selected REFCLK I/O standard is HCSL.

Connect all unused pins individually to GND.

See Note 9 in Notes to Intel^® Stratix^® 10 GX Pin Connection Guidelines.

High speed differential reference clock complement, complementary receiver channel, specific to each transceiver bank of the left (L) side or right (R) side of the device.

REFCLK_GXB can be used as dedicated clock input pins with fPLL for core clock generation even when the transceiver channel is not available.

These pins should be AC-coupled or DC-coupled when used. For HCSL I/O standard, it only supports DC coupling. In the PCI Express configuration, DC-coupling is allowed on the REFCLK if the selected REFCLK I/O standard is HCSL.

Connect all unused pins individually to GND.

See Note 9 in Notes to Intel^® Stratix^® 10 GX Pin Connection Guidelines.

If any REFCLK pin or transceiver channel on one side (left or right) of the device, IOPLL, or fPLL is used, you must connect each RREF pin on that side of the device to its own individual 2kΩ +/-1% resistor to GND.

Otherwise, you can connect each RREF pin on that side of the device directly to GND. In the PCB layout, the trace from this pin to the resistor needs to be routed so that it avoids any aggressor signals.

I2C Power Management Clock.

By default, the PWRMGT_SCL function is enabled in SDM_IO14. If you use Avalon-ST x8 or NAND configuration scheme, you must implement this function using the SDM_IO0 pin.

This pin is pulled low internally by a 25-kΩ resistor when the device is powered up.

When this pin is used as the PWRMGT_SCL function, this pin requires a pull-up resistor to the 1.8V VCCIO_SDM supply. Intel recommends a pull-up value of 5.1-kΩ to 10-kΩ depending on the loading of this pin. Use the voltage level translators when interfacing to the PMBus interfaces requiring voltages other than 1.8V.

This pin is used as the I2C clock pin for the I2C interface between the Intel^® Stratix^® 10 device and the voltage regulator when the SmartVID feature is used.

Connect this pin to the I2C clock pin of your regulator.

PWM_PWM0.

This pin is pulled low internally by a 25-kΩ resistor when the device is powered up.

The INIT_DONE pin indicates the device has enter user mode upon completion of configuration. SDM_IO0 is the recommended pin to implement the INIT_DONE function if this function is enabled in the Intel^® Quartus^® Prime software. Intel^® recommends you to use this pin as it has an internal weak pull-down for the correct function during power up.

The INIT_DONE function can also be implemented using other unused SDM I/O pins.

This pin is pulled low internally by a 25-kΩ resistor when the device is powered up.

Avalon-ST Interface Data 2.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

Active Serial Data 1.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

SD/MMC Card Data 1.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

NAND Read Enable.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

Avalon Stream Interface Data 0.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

Active Serial Clock.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

SD/MMC Card Data 0.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

NAND Address / Data 0.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

Avalon Stream Interface Data 3.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

Active Serial Data 2.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

SD/MMC Card Data 2.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

NAND Address/Data 2.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

Avalon Stream Interface Data 1.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

Active Serial Data 0.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

SD/MMC Card Command.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

NAND Address/Data 1.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

Configuration input pins that set the configuration scheme for the FPGA device.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

This pin will function as MSEL[0] during power up and reset to determine the configuration scheme. This pin needs to be pulled-up to VCCIO_SDM or pulled-down to GND through a 4.7-kΩ resistor depending on your configuration scheme. Once the pin completes the MSEL function, it will then function according to the configuration scheme you have selected.

For more information, refer to the Intel^® Stratix^® 10 Configuration User Guide.

The CONF_DONE pin indicates all configuration data has been received. By default, SDM_IO16 is the recommended pin to implement the CONF_DONE function. If you are using the Avalon-ST x8 configuration scheme and I2C power management feature, the PWRMGT_SDA function can be assigned to either SDM_IO12 or SDM_IO16. Use SDM_IO5 to implement the CONF_DONE function if SDM_IO16 is used for the PWRMGT_SDA function.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

Active Serial Chip Select 0.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

SD/MMC Card Clock.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

NAND Write Enable.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

The INIT_DONE pin indicates the device has enter user mode upon completion of configuration. SDM_IO is the recommended pin to implement the INIT_DONE function if this function is enabled in the Intel^® Quartus^® Prime software. If you use AVST x8 or AVST x32 configuration scheme, you can use this pin as it has a 4.7-kΩ pull-down on the MSEL[0] pin for the correct function during power up.

The INIT_DONE function can also be implemented using other unused SDM I/O pins.

Avalon Stream Interface Data 4.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

Active Serial Data 3.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

SD/MMC Card Data 3.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

NAND Address/Data 3.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

Configuration input pins that set the configuration scheme for the FPGA device.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

This pin will function as MSEL[1] during power up and reset to determine the configuration scheme. This pin needs to be pulled-up to VCCIO_SDM or pulled-down to GND through a 4.7-kΩ resistor depending on your configuration scheme. Once the pin completes the MSEL function, it will then function according to the configuration scheme you have selected.

For more information, refer to the Intel^® Stratix^® 10 Configuration User Guide.

Active Serial Chip Select 2.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

NAND Address Latch Enable.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

Avalon Stream Interface Data Ready.

This pin is pulled low internally by a 25-kΩ resistor when the device is powered up.

Active Serial Chip Select 3.

This pin is pulled low internally by a 25-kΩ resistor when the device is powered up.

SD/MMC Card Data 4.

This pin is pulled low internally by a 25-kΩ resistor when the device is powered up.

NAND Ready/Busy.

This pin is pulled low internally by a 25-kΩ resistor when the device is powered up.

Configuration input pins that set the configuration scheme for the FPGA device.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

This pin will function as MSEL[2] during power up and reset to determine the configuration scheme. This pin needs to be pulled-up to VCCIO_SDM or pulled-down to GND through a 4.7-kΩ resistor depending on your configuration scheme. Once the pin completes the MSEL function, it will then function according to the configuration scheme you have selected.

For more information, refer to the Intel^® Stratix^® 10 Configuration User Guide.

Active Serial Chip Select 1.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

NAND Command Latch Enable.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

Avalon Stream Interface Data 7.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

SD/MMC Card Data 7.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

NAND Address/Data 5.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

Avalon Stream Interface Data Valid.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

NAND Address/Data 6.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

I2C Power Management Serial Data.

By default, use the SDM_IO11 pin for the PWRMGT_SDA function. If you use Avalon-ST x8 configuration scheme, you must implement this function using the SDM_IO12 pin. If you use NAND configuration scheme, you must implement this function using the SDM_IO16 pin.

When this pin is used as the PWRMGT_SDA function, this pin requires a pull-up resistor to the 1.8V VCCIO_SDM supply. Intel recommends a pull-up value of 5.1-kΩ to 10-kΩ depending on the loading of this pin. Use the voltage level translators when interfacing to the PMBus interfaces requiring voltages other than 1.8V.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

This pin is used as the I2C data pin for the I2C interface between the Intel^® Stratix^® 10 device and the voltage regulator when the SmartVID feature is used.

Connect this pin to the I2C data pin of your regulator.

NAND Write Protect.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

PWM_PWM0.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

This signal is used for the pulse width modulation (PWM) interface between the Intel^® Stratix^® 10 device and the voltage regulator for the SmartVID feature.

Connect this pin to your regulator.

I2C Power Management Serial Data.

By default, use the SDM_IO11 pin for the PWRMGT_SDA function. If you use Avalon-ST x8 configuration scheme, you must implement this function using the SDM_IO12 or SDM_IO16 pin.

When this pin is used as the PWRMGT_SDA function, this pin requires a pull-up resistor to the 1.8V VCCIO_SDM supply. Intel recommends a pull-up value of 5.1-kΩ to 10-kΩ depending on the loading of this pin. Use the voltage level translators when interfacing to the PMBus interfaces requiring voltages other than 1.8V.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

This pin is used as the I2C data pin for the I2C interface between the Intel^® Stratix^® 10 device and the voltage regulator when the SmartVID feature is used.

Connect this pin to the I2C data pin of your regulator.

Avalon Stream Interface Data 5.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

This pin has multiple functions depending on the configuration mode used:

• Connect this pin to the data5 pin of an external configuration controller when configuring using the Avalon-ST x8 interface.
• Connect this pin to the data5 pin of the SD/MMC card flash device when configuring from the SD/MMC flash.
• Connect this pin to the chip enable input of the NAND flash when configuring from the NAND flash.

SD/MMC Card Data 5.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

NAND Chip Enable.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

Avalon Stream Interface Clock Input.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

NAND Address/Data 7.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

I2C Power Management Clock.

By default, the PWRMGT_SCL function is enabled in SDM_IO14. If you use Avalon-ST x8 or NAND configuration scheme, you must implement this function using the SDM_IO0 pin.

When this pin is used as the PWRMGT_SCL function, this pin requires a pull-up resistor to the 1.8V VCCIO_SDM supply. Intel recommends a pull-up value of 5.1-kΩ to 10-kΩ depending on the loading of this pin. Use the voltage level translators when interfacing to the PMBus interfaces requiring voltages other than 1.8V.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

This pin is used as the I2C clock pin for the I2C interface between the Intel^® Stratix^® 10 device and the voltage regulator when the SmartVID feature is used.

Connect this pin to the I2C clock pin of your regulator.

Avalon Stream Interface Data 6.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

SD/MMC Card Data 6.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

NAND Address/Data 4.

This pin is pulled high internally by a 25-kΩ resistor when the device is powered up.

The CONF_DONE pin indicates device configuration has completed. SDM_IO16 is the recommended pin to implement the CONF_DONE function, if this pin is enabled in the Intel^® Quartus^® Prime software.

Intel recommends you to use this pin as it has a weak pull-down for the correct function during power up. If you are using the Avalon-ST x8 configuration scheme and I2C power management feature, the PWRMGT_SDA function can be assigned to either SDM_IO12 or SDM_IO16. Use SDM_IO5 to implement the CONF_DONE function if SDM_IO16 is used for the PWRMGT_SDA function.

The CONF_DONE function can also be implemented using other unused SDM I/O pins.

This pin is pulled low internally by a 25-kΩ resistor when the device is powered up.

I2C Power Management Serial Data.

By default, use the SDM_IO11 pin for the PWRMGT_SDA function. If you use NAND flash configuration scheme, you must implement this function using the SDM_IO16 pin.

When this pin is used as the PWRMGT_SDA function, this pin requires a pull-up resistor to the 1.8V VCCIO_SDM supply. Intel recommends a pull-up value of 5.1-kΩ to 10-kΩ depending on the loading of this pin. Use the voltage level translators when interfacing to the PMBus interfaces requiring voltages other than 1.8V.

This pin is pulled low internally by a 25-kΩ resistor when the device is powered up.

This pin is used as the I2C data pin for the I2C interface between the Intel^® Stratix^® 10 device and the voltage regulator when the SmartVID feature is used.

Connect this pin to the I2C data pin of your regulator.

The INIT_DONE pin indicates the device has enter user mode upon completion of configuration. SDM_IO0 is the recommended pin to implement the INIT_DONE function if this function is enabled in the Intel^® Quartus^® Prime software. Intel^® recommends you to use this pin as it has an internal weak pull-down for the correct function during power up.

The INIT_DONE function can also be implemented using other unused SDM I/O pins.

This pin is pulled low internally by a 25-kΩ resistor when the device is powered up.

When the INIT_DONE function is enabled, this pin will drive high when configuration is completed and the device goes into user mode.

Connect this pin to the positive terminal of an LVDS clock source within the range of 10 MHz to 325 MHz. The frequency selected must match the available options provided in the Intel^® Quartus^® Prime HBM2 interface PLL Reference Clock Frequency selection dialog box. Only DC-coupling is supported. The peak-to-peak jitter of this clock must meet or exceed the following jitter requirements for frequency bandwidth from 10 kHz to 1/2 of the frequency chosen:

• 10 ps peak-to-peak
• 1.42 ps RMS at 1e-12 BER
• 1.22 ps at 1e-16 BER

Connect directly to GND if unused.

Connect this pin to the negative terminal of an LVDS clock source within the range of 10 MHz to 325 MHz. The frequency selected must match the available options provided in the Intel^® Quartus^® Prime HBM2 interface PLL Reference Clock Frequency selection dialog box. Only DC-coupling is supported. The peak-to-peak jitter of this clock must meet or exceed the following jitter requirements for frequency bandwidth from 10 kHz to 1/2 of the frequency chosen:

• 10 ps peak-to-peak
• 1.42 ps RMS at 1e-12 BER
• 1.22 ps at 1e-16 BER

Connect directly to GND if unused.

Connect this pin to the positive terminal of an LVDS clock source within the range of 10 MHz to 325 MHz. The frequency selected must match the available options provided in the Intel^® Quartus^® Prime HBM2 interface PLL Reference Clock Frequency selection dialog box. Only DC-coupling is supported. The peak-to-peak jitter of this clock must meet or exceed the following jitter requirements for frequency bandwidth from 10 kHz to 1/2 of the frequency chosen:

• 10 ps peak-to-peak
• 1.42 ps RMS at 1e-12 BER
• 1.22 ps at 1e-16 BER

Connect directly to GND if unused.

Connect this pin to the negative terminal of an LVDS clock source within the range of 10 MHz to 325 MHz. The frequency selected must match the available options provided in the Intel^® Quartus^® Prime HBM2 interface PLL Reference Clock Frequency selection dialog box. Only DC-coupling is supported. The peak-to-peak jitter of this clock must meet or exceed the following jitter requirements for frequency bandwidth from 10 kHz to 1/2 of the frequency chosen:

• 10 ps peak-to-peak
• 1.42 ps RMS at 1e-12 BER
• 1.22 ps at 1e-16 BER

Connect directly to GND if unused.

Connect VCCH_GXE to a 1.1V low noise switching regulator.

Connect VCCRT_GXE to a 0.9V low noise switching regulator.

Connect VCCRTPLL_GXE to a 0.9V low noise switching regulator.

With a proper isolation filtering, you have the option to source the VCCRTPLL_GXE from the same regulator as VCCRT_GXE.

Connect VCCCLK_GXE to a 2.5V low noise switching regulator.

GXE(L8, R9)(A, B, C)_RX_CH[0:23]p

No off-chip AC-coupling capacitor is required as long as the RX input common mode is between VCCRT_GXE and GND, and the RX input amplitude difference is <1200mvp-p. The absolute maximum input to E-Tile block SerDes is VCCRT_GXE + 300mV in order to prevent forward biasing of the ESD diodes.

When using external AC-coupling capacitors, the RX termination is to the VCCH_GXE supply. For more information about the external AC-coupling, refer to the Intel^® Stratix^® 10 E-Tile Transceiver PHY User Guide.

Connect all unused pins to GND.

GXE(L8, R9)(A, B, C)_RX_CH[0:23]n

No off-chip AC-coupling capacitor is required as long as the RX input common mode is between VCCRT_GXE and GND, and the RX input amplitude difference is <1200mvp-p. The absolute maximum input to E-Tile block SerDes is VCCRT_GXE + 300mV in order to prevent forward biasing of the ESD diodes.

When using external AC-coupling capacitors, the RX termination is to the VCCH_GXE supply. For more information about the external AC-coupling, refer to the Intel^® Stratix^® 10 E-Tile Transceiver PHY User Guide.

Connect all unused pins to GND.

High speed differential reference clock positive receiver channels, specific to each E-tile transceiver bank of the left (L) side or right (R) side of the device.

REFCLK_GXE can be supplied to both RX and TX independently.

REFCLK_GXE can be used as dedicated clock input pins for core clock generation even when the transceiver channel is not available.

No off-chip AC-coupling capacitor is required. The default internal REFCLK inputs are 2.5-V LVPECL with a 50-Ω termination.

Optional external termination is 2.5-V LVPECL or 3.3-V LVPECL. For more information about the external AC-coupling, refer to the Intel^® Stratix^® 10 E-Tile Transceiver PHY User Guide.

Connect all unused pins to GND.

High speed differential reference clock negative receiver channels, specific to each E-tile transceiver bank of the left (L) side or right (R) side of the device.

REFCLK_GXE can be supplied to both RX and TX independently.

REFCLK_GXE can be used as dedicated clock input pins for core clock generation even when the transceiver channel is not available.

No off-chip AC-coupling capacitor is required. The default internal REFCLK inputs are 2.5-V LVPECL with a 50-Ω termination.

Optional external termination is 2.5-V LVPECL or 3.3-V LVPECL. For more information about the external AC-coupling, refer to the Intel^® Stratix^® 10 E-Tile Transceiver PHY User Guide.

Connect all unused pins to GND.

Connect all VCCL_HPS pins to 0.8V–0.94V when using –1V, –2V, or –3V devices (with the SmartVID feature). When using –2L or –3X devices, you must connect to either 0.9V or 0.94V supply. If you are using 0.9V supply, VCCL_HPS can be connected to VCCERAM.

VCCL_HPS can be shared with VCC and VCCP if they are at the same voltage level only when using –1V, –2V, or –3V devices (with the SmartVID feature). VCCL_HPS cannot be shared with VCC and VCCP when using –2L or –3X devices. VCCL_HPS always needs to be equal to VCCPLLDIG_HPS.

Use the Intel^® Stratix^® 10 Early Power Estimator (EPE) and the Intel^® Quartus^® Prime Power Analyzer to determine the current requirements for VCCL_HPS and other power supplies.

Decoupling for these pins depends on the design decoupling requirements of the specific board.

See Notes 2, 3, 4, and 6 in Notes to Intel^® Stratix^® 10 SX Pin Connection Guidelines.

Connect these pins to 1.8V power supply. If these pins have the same voltage requirement as VCCIO and VCCIO_SDM, you have the option to source VCCIO_HPS pins from the same regulator as VCCIO and VCCIO_SDM.

Decoupling for these pins depends on the design decoupling requirements of the specific board.

See Notes 2, 3, 4, and 8 in Notes to Intel^® Stratix^® 10 SX Pin Connection Guidelines.

Connect these pins to a 1.8V low noise power supply through a proper isolation filter. You have the option to share VCCPLL_HPS with the same regulator as VCCPT when all power rails require 1.8V but only with a proper isolation filter.

Decoupling for these pins depends on the design decoupling requirements of the specific board.

See Notes 2, 3, 4, and 7 in Notes to Intel^® Stratix^® 10 SX Pin Connection Guidelines.

Connect this to the VCCL_HPS with proper isolation filtering.

For more information about isolation filters, refer to AN583: Designing Power Isolation Filters with Ferrite Beads for Altera FPGAs.

Clock input pin that drives the main PLL.

Connect a single-ended clock source to this pin. The I/O standard of the clock source must be compatible VCCIO_HPS. For more information, refer to the valid frequency range of the clock source in the Intel^® Stratix^® 10 Device Datasheet.

HPS JTAG test clock input pin.

Connect this pin through a 1-kΩ – 10-kΩ pull-down resistor to GND. Do not drive voltage higher than the VCCIO_HPS supply.

HPS JTAG test mode select input pin.

Connect this pin to a 1-kΩ – 10-kΩ pull-up resistor to the VCCIO_HPS supply. Do not drive voltage higher than the VCCIO_HPS supply.

HPS JTAG test data output pin.

HPS JTAG test data input pin.

Connect this pin to a 1-kΩ – 10-kΩ pull-up resistor to the VCCIO_HPS supply. Do not drive voltage higher than the VCCIO_HPS supply.

General purpose input output.

Ensure that the I/O standard used is compatible with VCCIO_HPS.

HPS_IOA_[1..24]

HPS_IOB_[1..24]

SDMMC command line

Pull this pin high on the board with a weak pull-up resistor. For example, a 10-kΩ to VCCIO_HPS.

SDMMC Data 3

When using SD card, there is an existing 50-kΩ pull-up on SDMMC Data Bit 3 which can be disabled in the Intel^® Quartus^® Prime software by using the SET_CLR_CARD_DETECT (ACMD42) command. This is not applicable to the eMMC flash.

NAND Write Enable

See Note 11 in Notes to Intel^® Stratix^® 10 SX Pin Connection Guidelines.

NAND Read Enable

See Note 11 in Notes to Intel^® Stratix^® 10 SX Pin Connection Guidelines.

NAND Ready/Busy

Connect this pin through a 1-kΩ to 10-kΩ pull-up resistor to VCCIO_HPS.

NAND Chip Enable

See Note 11 in Notes to Intel^® Stratix^® 10 SX Pin Connection Guidelines.

SPIM0 Slave Select 0

See Note 11 in Notes to Intel^® Stratix^® 10 SX Pin Connection Guidelines.

SPIM0 Slave Select 1

See Note 11 in Notes to Intel^® Stratix^® 10 SX Pin Connection Guidelines.

SPIM1 Slave Select 0

See Note 11 in Notes to Intel^® Stratix^® 10 SX Pin Connection Guidelines.

SPIM1 Slave Select 1

See Note 11 in Notes to Intel^® Stratix^® 10 SX Pin Connection Guidelines.

SPIS0 Slave Select 0

See Note 11 in Notes to Intel^® Stratix^® 10 SX Pin Connection Guidelines.

SPIS1 Slave Select 0

See Note 11 in Notes to Intel^® Stratix^® 10 SX Pin Connection Guidelines.

UART0 Clear to Send

See Note 11 in Notes to Intel^® Stratix^® 10 SX Pin Connection Guidelines.

UART0 Request to Send

See Note 11 in Notes to Intel^® Stratix^® 10 SX Pin Connection Guidelines.

UART1 Clear to Send

See Note 11 in Notes to Intel^® Stratix^® 10 SX Pin Connection Guidelines.

UART1 Request to Send

See Note 11 in Notes to Intel^® Stratix^® 10 SX Pin Connection Guidelines.

0.8

0.85

SmartVID

Connect the VCCERAM to a dedicated 0.9V power supply. You may connect the VCCPLLDIG_SDM power to the VCCERAM power plane with proper isolation filtering.

When implementing a filtered supply topology, you must consider the IR drop across the filter.

You may source VCCPT and VCCIO_SDM from the same regulator. You may connect the VCCIO, VCCIO3V, and VCCBAT to the same power plane if the those power rails are at the same voltage level. You may also connect the VCCH_GXB, VCCA_PLL, VCCPLL_SDM, and VCCADC to the same power plane with proper isolation filtering. Depending on the regulator capabilities, you have the option to share this supply with multiple Intel^® Stratix^® 10 devices.

When implementing a filtered supply topology, you must consider the IR drop across the filter.

0.8

0.85

SmartVID

Source VCC and VCCP from the same regulator, sharing the same voltage plane. You have the option to connect VCCL_HPS to the same regulator as VCC and VCCP when the power rails require the same voltage level. You may also connect the VCCPLLDIG_HPS power to the shared VCC, VCCP, and VCCL_HPS power planes with proper isolation filtering.

When implementing a filtered supply topology, you must consider the IR drop across the filter.

If you do not intend to utilize the HPS in the Intel^® Stratix^® 10 SX device, you must still provide power to the HPS power supply. Do not leave the VCCL_HPS and VCCPLLDIG_HPS floating or connect them to GND.

Connect the VCCERAM to a dedicated 0.9V power supply. You may connect the VCCPLLDIG_SDM power to the VCCERAM power plane with proper isolation filtering.

When implementing a filtered supply topology, you must consider the IR drop across the filter.

You may source VCCPT and VCCIO_SDM from the same regulator. You may connect the VCCIO, VCCIO3V, VCCIO_HPS, and VCCBAT to the same power plane if the those power rails are at the same voltage level. You may also connect the VCCH_GXB, VCCA_PLL, VCCPLL_SDM, VCCPLL_HPS, and VCCADC to the same power plane with proper isolation filtering. Depending on the regulator capabilities, you have the option to share this supply with multiple Intel^® Stratix^® 10 devices.

When implementing a filtered supply topology, you must consider the IR drop across the filter.

If you do not intend to utilize the HPS in the Intel^® Stratix^® 10 SX device, you must still provide power to the HPS power supply. Do not leave the VCCIO_HPS and VCCPLL_HPS floating or connect them to GND.

0.8

0.85

SmartVID

Source VCC and VCCP from the same regulator, sharing the same voltage plane. You have the option to connect VCCL_HPS to the same regulator as VCC and VCCP when the power rails require the same voltage level. You may also connect the VCCPLLDIG_HPS power to the shared VCC, VCCP, and VCCL_HPS power planes with proper isolation filtering.

When implementing a filtered supply topology, you must consider the IR drop across the filter.

If you do not intend to utilize the HPS in the Intel^® Stratix^® 10 SX device, you must still provide power to the HPS power supply. Do not leave the VCCL_HPS and VCCPLLDIG_HPS floating or connect them to GND.

Connect the VCCERAM to a dedicated 0.9V power supply. You may connect the VCCPLLDIG_SDM power to the VCCERAM power plane with proper isolation filtering.

When implementing a filtered supply topology, you must consider the IR drop across the filter.

You may source VCCPT and VCCIO_SDM from the same regulator. You may connect the VCCIO, VCCIO3V, VCCIO_HPS, and VCCBAT to the same power plane if the those power rails are at the same voltage level. You may also connect the VCCH_GXB, VCCA_PLL, VCCPLL_SDM, VCCPLL_HPS, and VCCADC to the same power plane with proper isolation filtering. Depending on the regulator capabilities, you have the option to share this supply with multiple Intel^® Stratix^® 10 devices.

When implementing a filtered supply topology, you must consider the IR drop across the filter.

If you do not intend to utilize the HPS in the Intel^® Stratix^® 10 SX device, you must still provide power to the HPS power supply. Do not leave the VCCIO_HPS and VCCPLL_HPS floating or connect them to GND.

0.8

0.85

SmartVID

Source VCC and VCCP from the same regulator, sharing the same voltage plane. You have the option to connect VCCL_HPS to the same regulator as VCC and VCCP when the power rails require the same voltage level. You may also connect the VCCPLLDIG_HPS power to the shared VCC, VCCP, and VCCL_HPS power planes with proper isolation filtering.

When implementing a filtered supply topology, you must consider the IR drop across the filter.

Connect the VCCERAM to a dedicated 0.9V power supply. You may connect the VCCPLLDIG_SDM power to the VCCERAM power plane with proper isolation filtering.

When implementing a filtered supply topology, you must consider the IR drop across the filter.

You may source VCCPT and VCCIO_SDM from the same regulator. You may connect the VCCIO, VCCIO3V, VCCIO_HPS, and VCCBAT to the same power plane if the those power rails are at the same voltage level. You may also connect the VCCH_GXB, VCCA_PLL, VCCPLL_SDM, VCCPLL_HPS, and VCCADC to the same power plane with proper isolation filtering. Depending on the regulator capabilities, you have the option to share this supply with multiple Intel^® Stratix^® 10 devices.

When implementing a filtered supply topology, you must consider the IR drop across the filter.

0.8

0.85

SmartVID

Source VCC and VCCP from the same regulator, sharing the same voltage plane. You have the option to connect VCCL_HPS to the same regulator as VCC and VCCP when the power rails require the same voltage level. You may also connect the VCCPLLDIG_HPS power to the shared VCC, VCCP, and VCCL_HPS power planes with proper isolation filtering.

When implementing a filtered supply topology, you must consider the IR drop across the filter.

Connect the VCCERAM to a dedicated 0.9V power supply. You may connect the VCCPLLDIG_SDM power to the VCCERAM power plane with proper isolation filtering.

When implementing a filtered supply topology, you must consider the IR drop across the filter.

You may source VCCPT and VCCIO_SDM from the same regulator. You may connect the VCCIO, VCCIO3V, VCCIO_HPS, and VCCBAT to the same power plane if the those power rails are at the same voltage level. You may also connect the VCCH_GXB, VCCA_PLL, VCCPLL_SDM, VCCPLL_HPS, and VCCADC to the same power plane with proper isolation filtering. Depending on the regulator capabilities, you have the option to share this supply with multiple Intel^® Stratix^® 10 devices.

When implementing a filtered supply topology, you must consider the IR drop across the filter.

0.8

0.85

SmartVID

Source VCC and VCCP from the same regulator, sharing the same voltage plane. You have the option to connect VCCL_HPS to the same regulator as VCC and VCCP when the power rails require the same voltage level. You may also connect the VCCPLLDIG_HPS power to the shared VCC, VCCP, and VCCL_HPS power planes with proper isolation filtering.

When implementing a filtered supply topology, you must consider the IR drop across the filter.

Connect the VCCERAM to a dedicated 0.9V power supply. You may connect the VCCPLLDIG_SDM power to the VCCERAM power plane with proper isolation filtering.

When implementing a filtered supply topology, you must consider the IR drop across the filter.

You may source VCCPT and VCCIO_SDM from the same regulator. You may connect the VCCIO, VCCIO3V, VCCIO_HPS, and VCCBAT to the same power plane if the those power rails are at the same voltage level. You may also connect the VCCH_GXB, VCCA_PLL, VCCPLL_SDM, VCCPLL_HPS, and VCCADC to the same power plane with proper isolation filtering. Depending on the regulator capabilities, you have the option to share this supply with multiple Intel^® Stratix^® 10 devices.

When implementing a filtered supply topology, you must consider the IR drop across the filter.