Verilog HDL Basics