The table below summarizes the mature products that Intel no longer recommends as design-in products. For a comprehensive list of design-in products, see the product catalog or contact your local sales office.

For details of mature device availability in RoHS-compliant packages, and a list of RoHS-compliant equivalents, visit the RoHS-compliant devices page.

Mature Devices: Product Listing

Note: †=Discontinued Products

Product Family Introduced Density Process Node
FPGAs   Macrocells  
ACEX® 1K 2000‡ 576 to 4,992 0.22 μm
APEX™ II 2001‡ 16,640 to 67,200 0.13 μm
APEX™ 20KC 2000‡ 8,320 to 38,400 0.15 μm
APEX™ 20KE 1999‡ 1,200 to 51,840 0.18 μm
APEX™ 20K 1998‡ 4,160 to 16,640 0.22 μm
Arria®  GX 2007 21,580 to 90,220 90nm
Arria II 2009 45,125 to 256,500 40nm
Cyclone® 2002 2,910 to 20,060 130nm
Cylcone® II 2004 4,608 to 68,416 90nm
FLEX® 10KE 1998‡ 1,728 to 9,984 0.22 μm
FLEX 10KA 1996‡ 576 to 12,160 0.3 μm
FLEX 10K® 1995‡ 576 to 4,992 0.42 μm
FLEX 6000/A 1998‡ 880 to 1,960 0.42 μm/0.3 μm
FLEX 8000 1992‡ 208 to 1,296 0.42 μm
CPLDs   Logic Elements  
MAX® 7000B 2000‡ 32 to 512 0.3 μm
MAX® 7000S 1995‡ 32 to 256 0.3 μm
MAX® 9000 1994‡ 320 to 560 0.42 μm
MAX® II G 2004 240 to 2210 180nm
MAX® II Z 2007 240 to 570 180nm
Classic™ 1990‡ 16 to 48 0.5 μm
Stratix® 2002 10,570 to 79,040 130nm
Stratix® GX 2003 10,570 to 41,250 130nm
Stratix® II 2004 15,600 to 179,400 90nm
Stratix® II GX 2005 33,880 to 132,540 90nm
Stratix® III 2006 47,500 to 337,500 60nm
HardCopy ASICs   Gate Count  
HardCopy IV 2008 228K - 813K 40 nm
HardCopy III 2008 107K - 338K 40nm
HardCopy II 2005 33K - 179K 90 nm
HardCopy® Stratix® 2003‡ 325K - 1M 0.13 μm
HardCopy® APEX™ 2001‡ 200K - 622K 0.18 μm
Configuration Introduced Density (Mbit) Process Node
Enhanced Configuration Devices 1998 4Mb to 16Mb 0.35μm
Others   Macrocells  
Mercury™ 2001‡ 4,800 to 14,400 0.15 μm
Excalibur™ 2000‡ 4,160 to 38,400 0.18 μm

Additional Resources

Need help with your FPGA design?

Collaborate with Intel on your next project.

Contact us

Intel® FPGA and Programmable Devices

Learn how these powerful devices can be customized to accelerate key workloads and enable design engineers to adapt to emerging standards or changing requirements.

View all devices