The Cyclone® III architecture consists of up to 120K vertically arranged logic elements (LEs), 4 Mbits of embedded memory arranged as 9-Kbit (M9K) blocks, and 200 18x18 embedded multipliers. Cyclone® III LS FPGAs have a memory-rich and multiplier-rich floorplan consisting of up to 200K logic elements, 8.2 Mbits of embedded memory, and 396 embedded multipliers.
Both architectures include highly efficient interconnect and low-skew clock networks, providing connectivity between logic structures for clock and data signals. The logic and routing core fabric is surrounded by I/O elements (IOEs) and phase-locked loops (PLLs).
The low-power Cyclone® III FPGA family is the third generation in the Cyclone® FPGA series. With its unprecedented combination of low power, high functionality, and low cost, the Cyclone® III FPGA family broadens the number of high-volume, cost-sensitive applications that can benefit from an FPGA. The Cyclone® III LS variant extends the family with higher density, higher memory, smaller packages, and security features to protect your intellectual property (IP).
Get information about hardware solutions and tools offered by Intel to accelerate the design process.
See recommended Intel® Enpirion® Power Solutions and resources for powering Intel® FPGAs.
Decipher Intel® FPGA part numbers, including the significance of certain prefixes and package codes.
Contact an Intel® Authorized Distributor today.