Intel® Arria® 10 FPGAs and SoCs deliver over 60% higher performance and up to 40% lower power compared to prior-generation midrange FPGAs, as well as up to 15% higher performance and up to 60% lower power compared to prior-generation high-end FPGAs.1 With a high-performance logic fabric and transceiver performance of up to 25.78 Gbps for chip-to-chip and chip-to-module interfaces as well as backplane support up to 17.4 Gbps, Intel Arria 10 FPGAs and SoCs deliver the integration needed to address a wide range of applications for many industries, including communications, defense, broadcast, high-performance computing, test, and medical.
The balance of high-performance and low-power capabilities of Intel Arria 10 FPGAs and SoCs is ideally suited for wireless base stations, mobile backhaul, and remote radio head designs. With a comprehensive set of power reduction features, Intel Intel Arria 10 FPGAs and SoCs reduce power by up to 40% compared to prior-generation midrange devices1. The Intel Arria 10 FPGA core performance of over 500 MHz enables 5X oversampling to provide users 100 MHz of RF bandwidth1. By offering higher numbers of variable-precision digital signal processing (DSP) blocks and dual-core ARM* Cortex*-A9 processor options, along with support for Common Public Radio Interface (CPRI), small form factor pluggable (SFP), and JESD protocols, Intel Arria 10 FPGAs and SoCs are low-risk design alternatives to application-specific integrated circuits. They have the added benefit of adaptability and reprogrammability to accommodate emerging and evolving protocols.
As Nx10G and Nx100G transmission equipment becomes more widely deployed, Intel Arria 10 FPGAs and SoCs provide a path to lower power and system cost. In addition, the up to 53 Mb of embedded RAM, hard silcon intellectual property (IP) for 10G/40G-BASEKR forward error correction (FEC), and broad support for Gigabit Ethernet (GbE) protocols and Interlaken, as well as SoC options for Intel Arria 10 devices provide tools to distinguish your product features in the areas of switching, security, monitoring, self-test, and traffic and policy management.
Initiatives from Naval Research Lab and other sources are seeking out new ways to develop flexible, multi-mission RADAR, or 'FlexDAR' capabilities. Intel Arria 10 FPGAs and SoCs provide the power and programmability options necessary for FlexDAR design. Secure communications, avionics, and navigation system designs are also ideal for implementation in Intel Arria 10 FPGAs and SoCs. These applications will benefit from lower power, high transceiver channel count, over 3,000 multipliers, as well as faster and more advanced variable-precision DSP blocks and SoC capabilities. Users also benefit from productivity enhancing design development options like DSP Builder for Intel FPGAs and support for Open Computing Language (OpenCL™).2
Intel Arria 10 FPGA offers the most power-, space-, and cost-efficient integration of video and image processing including 4K, 3D, and CODECs for the shortest time-to-market for production studio equipment. The generous embedded memory and external memory bandwidth support 4K and 3D processing, and high transceiver counts support management and processing up to 96 full rate channels, or 72 independent channels of 10G serial digital interface (SDI).
Get information about hardware solutions and tools offered by Intel to accelerate the design process.
See recommended Intel® Enpirion® power devices and resources for powering Intel® FPGAs.
Decipher Intel® FPGA part numbers, including the significance of certain prefixes and package codes.
Contact an Intel® Authorized Distributor today.
Tests measure performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit www.intel.com/benchmarks.
OpenCL™ and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos.