Intel® Programmable Acceleration Card with Intel Arria® 10 GX FPGA

This PCI Express* (PCIe*)-based FPGA accelerator card for data centers offers both inline and lookaside acceleration. It provides the performance and versatility of FPGA acceleration and is one of several platforms supported by the Acceleration Stack for Intel® Xeon® CPU with FPGAs.

Get the Product Brief ›

Download Datasheet ›

Intel® Programmable Acceleration Card with Intel Arria® 10 GX FPGA

Software developers can make use of the Open Programmable Acceleration Engine (OPAE) software programming layer to develop libraries, frameworks, and applications that call accelerator functions that are implemented in FPGA hardware.

FPGA designers can now develop accelerator functions using any hardware description language (HDL) (e.g. Verilog/VHDL).

A great way to get started is to simply select a platform and use the provided FPGA Interface Manager to seamlessly integrate your accelerator function with the software framework and applications on Intel® Xeon® CPUs.

Note: For access to the Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA Platform Qualification Guidelines, please contact an Intel representative.

{"collectionRelationTags":{"relations":{"OR":["etm-AD7D59C9-B80E-4B2F-9A22-6922766B1780"],"EXCLUDE":["etm-98109f19d4f24b6dad7442422a995aee","etm-f6e0d09943a943d383e81b5f64a3956c"]},"featuredIds":[]},"collectionId":"653196","resultPerPage":24.0,"filters":[{"facetId":"ContentType","type":"ContentType","deprecated":true,"name":"ContentType","position":0},{"facetId":"@stm_10386_en","field":"stm_10386_en","type":"specific","basePath":"Curated","displayName":"Curated","deprecated":false,"rootFilter":"","position":1},{"facetId":"@stm_10391_en","field":"stm_10391_en","type":"specific","basePath":"Audience","displayName":"Audience","deprecated":false,"rootFilter":"","position":2},{"facetId":"fpgaplatform","type":"fpgaplatform","deprecated":true,"name":"fpgaplatform","position":3},{"facetId":"lastupdated","type":"lastupdated","deprecated":true,"name":"lastupdated","position":4}],"coveoRequestHardLimit":"1000","accessDetailsPagePath":"/content/www/us/en/secure/design/internal/access-details.html","cardView":false,"ignoreSoftware":true,"sorting":"Newest","defaultImagesPath":"/content/dam/www/public/us/en/images/uatable/default-icons","coveoMaxResults":5000,"fpgaFacetRootPaths":"{\"fpgadevicefamily\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Programmable Devices\"],\"quartusedition\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software\"],\"quartusaddon\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software - Add-ons\"],\"fpgaplatform\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® FPGA Platforms\"]}","descendingSortingForNumericalFacetsName":"[\"Intel® Quartus® Prime Pro Edition\",\"Intel® Quartus® Prime Lite Edition\",\"Intel® Quartus® Prime Standard Edition\",\"Quartus® II Subscription Edition\",\"Quartus® II Web Edition\"]","columnsConfiguration":{"idColumn":true,"dateColumn":true,"versionColumn":true,"contentTypeColumn":false,"columnsMaxSize":0},"dynamicColumnsConfiguration":[{"name":"DynamicColumn_id","type":"id","gtv":"ID","width":60,"selected":true},{"name":"DynamicColumn_date","type":"date","gtv":"Date","width":60,"selected":true},{"name":"DynamicColumn_version","type":"version","gtv":"Version","width":135,"selected":true}]}