Intel® Agilex™ I-Series SoC FPGAs

Intel® Agilex™ I-Series SoC FPGA devices are optimized for applications which are bandwidth intensive and require high performance processor interfaces. Options to integrate Compute Express Link* - the industry’s first Cache and Memory coherent interconnect to Intel® Xeon® Scalable processors, PCIe* Gen 5 x16 interface and transceiver tiles with data rates up to 116Gbps make the Intel® Agilex™ I-Series SoC FPGA devices a compelling choice for applications which demand massive bandwidth and high performance to move, store, and process data.

See also: Intel® Agilex™ I-Series SoC FPGAs DocumentationDesign SoftwareDesign StoreDownloads,, Community, and Support

Intel® Agilex™ I-Series SoC FPGAs

Intel® Agilex™ I-Series SoC FPGAs Product Table


Acceleration from Edge to Cloud

Learn how Intel® Agilex™ FPGA and SoC family combine the power of heterogeneous architecture, transceiver leadership, and programmable software to deliver higher silicon integration, smaller form factor, and energy efficient compute acceleration for applications from the edge to cloud.

Features

Compute Express Link

With the Compute Express Link, Intel® Agilex™ FPGA and SoC family offers the industry’s first Cache and Memory coherent interconnect to Intel® Xeon® processors. This revolutionary FPGA interconnect will provide low latency and performance gains for memory intensive applications with massive data processing needs.

Transceiver Leadership

Intel® Agilex™ I-Series SoC FPGA family will continue Intel’s transceiver technology innovation and leadership with the 116 Gbps transceiver tile to support the bandwidth requirements in data center, enterprise, and networking applications. It will also include PCIe* Gen 5 x16 interface support to deliver 2X more bandwidth for massive data transfers compared to PCIe* Gen 4 x16 interface.

Hardened Protocol Support

Intel® Agilex™ FPGA and SoC family delivers optimal power, performance, and logic utilization efficiency by integrating hardened protocols for popular functions including 100/200/400G Ethernet, PCIe* Gen 4/5 interface, Interlaken, CPRI, JESD204B/C, and many more.

Secure Device Manager

A triple redundant Secure Device Manager (SDM) with built-in ECC will serve as the central command center for the entire FPGA. The SDM manages configuration, responses to SEU events, tamper detection, encryption, authentication, and oversees the boot order. Asymmetric key encryption in the SDM allows for Private root of trust on FPGA. This 2nd Generation SDM plays a pivotal role in securing data in public and private cloud, communication endpoints, and enterprise infrastructure systems.

Documentation and Support

Find technical documentation, videos, and training courses for your Intel® Agilex™ device designs.

Videos

116G PAM4 Transceivers Video

Intel® Agilex™ FPGA and SoC FPGA devices offer new levels of performance using Intel’s Advanced 10nm SuperFin Technology. 116Gbps serial transceiver links support demanding bandwidth requirements in next-generation data center, enterprise, and networking environments.

Breakthrough FPGA News from Intel

Intel® Agilex™ FPGA devices deliver ~2X better fabric performance per watt versus 7nm FPGAs,1 especially useful for applications needing flexibility, agility, and high performance such as edge computing, networking, and cloud or data-center accelerators.

Intel® Agilex™ FPGA and SoC Architecture

Significant architectural improvements, DSP innovations, and fundamental changes in routing and layout combine to deliver up to 40% higher performance or 40% lower power1 with the Intel® Agilex™ FPGA and SoC family. Checkout the video to learn more!

Product and Performance Information

1

Performance varies by use, configuration and other factors. Learn more at www.Intel.com/PerformanceIndex​.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available ​updates. See backup for configuration details. No product or component can be absolutely secure.

Your costs and results may vary.