GTS Serial Lite IV Intel® FPGA IP Design Example User Guide

ID 813973
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

2. Quick Start Guide

The GTS Serial Lite IV Intel® FPGA IP provides the ability to generate design examples for selected configurations.

The GTS Serial Lite IV Intel® FPGA IP design example for Agilex™ 5 devices features a simulation testbench and a hardware design that supports compilation and hardware testing. The design example demonstrates loopback mode designs in basic or full mode for duplex configurations.

Figure 1. Development Stages for the Design Example