Variable Precision DSP Blocks User Guide: Agilex™ 5 FPGAs and SoCs

ID 813968
Date 9/20/2024
Public
Document Table of Contents

2.3.8. Output Registers for Tensor Mode

The Agilex™ 5 variable precision DSP block output registers consist of a total of 72-bit output registers for all the output ports.