GTS AXI Streaming Intel® FPGA IP for PCI Express* User Guide

ID 813754
Date 8/07/2024
Public
Document Table of Contents

8.3. HIP Port and Status Registers

The following tables shows the HIP port and status registers that you can access. Use the indirect register access method to access these registers.