Visible to Intel only — GUID: ory1686774399983
Ixiasoft
6.1. Synthesis Tool
6.2. Device Resource Reports
6.3. Quartus® Prime Message
6.4. Design Assistant Design Rule Checking
6.5. Timing Constraints and Analysis
6.6. Area and Timing Optimization
6.7. Preserving Performance and Reducing Compilation Time
6.8. Designing with Hyperflex®
6.9. Simulation
6.10. Power Analysis
6.11. Design Implementation, Analysis, Optimization and Verification Revision History
Visible to Intel only — GUID: ory1686774399983
Ixiasoft
5.4.6.1. JTAG Pin Connections
Number | Done? | Checklist Item |
---|---|---|
1 | Connect JTAG pins correctly to the download cable header. Ensure the pin order is not reversed. | |
2 | To disable the JTAG state machine during power-up, pull the TCK pin low through a resistor to ensure that an unexpected rising edge does not occur on the TCK pin. | |
3 | Pull the TMS and TDI pins high through a resistor. |
A device operating in JTAG mode uses four required pins—TDI, TDO, TMS, and TCK. The TCK pin has an internal weak pull-down resistor, while the TDI and TMS pins have weak internal pull-up resistors.
If you have more than one device in the chain, connect the TDO pin of a device to the TDI pin of the next device in the chain.
Noise on the JTAG pins during configuration, user mode, or power-up can cause the device to go into an undefined state or mode.