Ashling* RiscFree* Integrated Development Environment (IDE) for Intel® FPGAs User Guide

ID 730783
Date 4/10/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.1.6. JTAG UART Output Terminal

You can view the output of JTAG UART (juart) terminal in the RiscFree* IDE via the external tool configuration.
Figure 15. JTAG UART Terminal Console Print