Symmetric Cryptographic Intel® FPGA Hard IP Release Notes

Download PDF
ID 722029
Date 4/03/2023
Public
Document Table of Contents
Document Table of Contents x
1. Symmetric Cryptographic Intel FPGA Hard IP Release Notes
1. Symmetric Cryptographic Intel FPGA Hard IP Release Notes x
1.1. Symmetric Cryptographic Intel FPGA Hard IP v1.4.0 1.2. Symmetric Cryptographic Intel FPGA Hard IP v1.3.0 1.3. Symmetric Cryptographic Intel FPGA Hard IP v1.2.0 1.4. Symmetric Cryptographic Intel FPGA Hard IP v1.1.1 1.5. Symmetric Cryptographic Intel FPGA Hard IP v1.1.0 1.6. Symmetric Cryptographic Intel FPGA Hard IP v1.0.0 1.7. Symmetric Cryptographic Intel FPGA Hard IP User Guide Archives
1. Symmetric Cryptographic Intel FPGA Hard IP Release Notes

1.1. Symmetric Cryptographic Intel FPGA Hard IP v1.4.0

Table 1.  v 1.4.0 2023.04.03
Intel® Quartus® Prime Version Description Impact
23.1

Added the Allow key pre-programming for GCM profiles interleaving XTS parameter setting.

When enabled, logic monitors and controls IV count from MACsec and Gen. GCM profiles when both XTS and Allow XTS+other high-frequency interleaving are enabled.
Level Two Title