F-Tile DisplayPort Intel® FPGA IP Design Example User Guide

Download PDF
ID 709308
Date 9/02/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

3. Document Revision History for F-Tile DisplayPort Intel FPGA IP Design Example User Guide

Document Version Intel® Quartus® Prime Version IP Version Changes
2022.09.02 22.2 20.0.1
  • Changed document title from DisplayPort Intel Agilex F-Tile FPGA IP Design Example User Guide to F-Tile DisplayPort Intel FPGA IP Design Example User Guide.
  • Enabled AXIS Video Design Example variant.
  • Removed Static Rate design and replaced it with Multi Rate Design Example.
  • Removed the note in the DisplayPort Intel FPGA IP Design Example Quick Start Guide that says Intel Quartus Prime 21.4 software version only supports Preliminary Design Examples.
  • Replaced the Directory Structure figure with the correct figure.
  • Added a section Regenerating ELF File under Compiling and Testing the Design.
  • Updated the Hardware and Software Requirements section to include additional hardware requirements.
2021.12.13 21.4 20.0.0 Initial release.
Level Two Title