F-Tile DisplayPort Intel® FPGA IP Design Example User Guide
ID
709308
Date
9/02/2022
Public
A newer version of this document is available. Customers should click here to go to the newest version.
1.1. Directory Structure
Figure 2. Directory Structure
| Folders | Files |
|---|---|
| rtl/core | dp_core.ip |
| dp_rx.ip | |
| dp_tx.ip | |
| rtl/rx_phy | dp_gxb_rx/ ((DP PMA UX building block) |
| dp_rx_data_fifo.ip | |
| rx_top_phy.sv | |
| rtl/tx_phy | dp_gxb_rx/ ((DP PMA UX building block) |
| dp_tx_data_fifo.ip | |
| dp_tx_data_fifo.ip |