Intel® FPGA Voltage Sensor IP Core User Guide

Download PDF
ID 683781
Date 2/09/2018
Public
Document Table of Contents
Document Table of Contents x
1. Intel® FPGA Voltage Sensor IP Core Overview 2. Intel® FPGA Voltage Sensor IP Core Getting Started 3. Intel® FPGA Voltage Sensor IP Core Functional Description 4. Intel® FPGA Voltage Sensor IP Core Interface Signals 5. Intel® FPGA Voltage Sensor IP Core Registers 6. Intel® FPGA Voltage Sensor IP Core Implementation Guide 7. Document Revision History for Intel® FPGA Voltage Sensor IP Core User Guide
2. Intel® FPGA Voltage Sensor IP Core Getting Started x
2.1. Specifying Parameters and Options 2.2. Intel® FPGA Voltage Sensor Parameters
3. Intel® FPGA Voltage Sensor IP Core Functional Description x
3.1. Voltage Sensor Controller Core 3.2. Sample Storage Core 3.3. Configuring the Voltage Sensor Controller
3.1. Voltage Sensor Controller Core x
3.1.1. Conversion Modes
3.1.1. Conversion Modes x
3.1.1.1. One Round Conversion 3.1.1.2. Continuous Conversion
3.3. Configuring the Voltage Sensor Controller x
3.3.1. Configuring the Voltage Sensor Controller with Avalon-MM Sample Storage 3.3.2. Configuring the Voltage Sensor Controller with External Sample Storage
4. Intel® FPGA Voltage Sensor IP Core Interface Signals x
4.1. CSR Interface 4.2. Response Interface 4.3. Interrupt Interface
5. Intel® FPGA Voltage Sensor IP Core Registers x
5.1. Voltage Controller Core Registers 5.2. Sample Store Core Registers
6. Intel® FPGA Voltage Sensor IP Core Implementation Guide x
6.1. Using Voltage Sensor in Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices
6.1. Using Voltage Sensor in Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices x
6.1.1. Accessing the Voltage Sensor Using FPGA Core Access 6.1.2. Voltage Sensor Transfer Function
6.1.1. Accessing the Voltage Sensor Using FPGA Core Access x
6.1.1.1. Configuration Registers for the Core Access Mode
6.1.1.1. Configuration Registers for the Core Access Mode x
6.1.1.1.1. Accessing the Voltage Sensor in the Core Access Mode when MD[1:0] is not Equal to 2'b11 6.1.1.1.2. Accessing the Voltage Sensor in the Core Access Mode when MD[1:0] is Equal to 2'b11
1. Intel® FPGA Voltage Sensor IP Core Overview
2. Intel® FPGA Voltage Sensor IP Core Getting Started
3. Intel® FPGA Voltage Sensor IP Core Functional Description
4. Intel® FPGA Voltage Sensor IP Core Interface Signals
5. Intel® FPGA Voltage Sensor IP Core Registers
6. Intel® FPGA Voltage Sensor IP Core Implementation Guide
7. Document Revision History for Intel® FPGA Voltage Sensor IP Core User Guide

5.1. Voltage Controller Core Registers

Table 7.  Controller Core Registers
Offset Register Name Bits Bit Name RO/RW Description Reset Value
0x0 Command 13..31 Reserved — Reserved. 0x0
12 CAL RW

Determines whether the output data is using a calibrated or a non-calibrated value.

  • 0 specifies non-calibrated value
  • 1 specifies calibrated value

You must not use this bit to enable calibration.

0x0
11 BU1 RW

Unipolar selection for Channel 0 or 1.1

  • 0 specifies unipolar selection
0x0
10 BU0 RW 0x0
9 MD1 RW

Mode select for channel sequencer.

  • MD[1:0] = 2'b00 specifies channel sequencer cycles from Channel 2 to Channel 7
  • MD[1:0] = 2'b01 specifies channel sequencer cycles from Channel 0 to Channel 7
  • MD[1:0] = 2'b10 specifies channel sequencer cycles from Channel 0 to Channel 1
  • MD[1:0] = 2'b11 specifies channel in CHSEL to be converted
0x0
8 MD0 RW 0x0
7 Reserved — Reserved. 0x0
4:6 CHSEL RW Specifies the channel to be converted and used when MD[1:0] = 2'b11. 0x0
3 Reserved — Reserved. 0x0
1:2 MODE RW

Specifies the controller core's mode of operation.

  • MD[1:0] = 2'b11 to 2'b10 are reserved
  • MD[1:0] = 2'b01 specifies continuous voltage sensor conversion
  • MD[1:0] = 2'b00 specifies one round of voltage sensor conversion

Do not write to this address when the RUN bit is set. You must wait for the hardware to clear these bits before updating this address.

0x0
0 RUN RW

Control bit to trigger the sequencer core operation.

  • 1 specifies run
  • 0 specifies stop

When the Intel® Quartus® Prime software writes a 0 to this address, the controller core completes its current operation and clears this field.

0x0
1 Only Unipolar mode is supported.
Level Two Title