Visible to Intel only — GUID: mcn1464242598326
Ixiasoft
Design Flow
System Specification
Device Selection
Early System and Board Planning
Pin Connection Considerations for Board Design
I/O and Clock Planning
Security Considerations
Design Entry
Design Implementation, Analysis, Optimization, and Verification
Document Revision History for Intel® Stratix® 10 Device Design Guidelines
Visible to Intel only — GUID: mcn1464242598326
Ixiasoft
JTAG Pins
Number | Done? | Checklist Item |
---|---|---|
1 | Connect JTAG pins to a stable voltage level if not in use. |
Because JTAG configuration takes precedence over all other configuration methods, the JTAG pins should not be left floating or toggling during configuration if you do not use the JTAG interface. If you are using the JTAG interface, adhere to the following guidelines.