Remote Update Intel® FPGA IP User Guide

ID 683695
Date 11/29/2023
Document Table of Contents Control Status Register Signals

Table 6.   Remote Update Intel® FPGA IP Avalon® Memory-Mapped Interface Control Status Register Signals for Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices
Name Width Direction Description
clk 1 Input Clock input.
reset 1 Input Reset input.
avl_csr_address 3 Input Address bus.
avl_csr_read 1 Input Perform a read transaction.
avl_csr_write 1 Input Perform a write transaction.
avl_csr_readdata 32 Output Read data from IP.
avl_csr_readdata_valid 1 Output Indicate when read data is valid.
avl_csr_writedata 32 Input Write data to IP.
avl_csr_waitrequest 1 Output Waitrequest signal high indicates the core is busy.