Intel® Quartus® Prime Pro Edition User Guide: Platform Designer

ID 683609
Date 6/20/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.1.6.1. AXI Bridge Signal Types

Based on parameter selections that you make for the AXI Bridge component, Platform Designer instantiates either the AMBA* 3 AXI or AMBA* 4 AXI manager and subordinate interfaces into the component.

Note: In AMBA* 3 AXI, aw/aruser accommodates sideband signal usage by hard processor systems (HPS).
Table 120.  Sets of Signals for the AXI Bridge Based on the Protocol
Signal Name AMBA* 3 AXI AMBA* 4 AXI
awid / arid yes yes
awaddr / araddr yes yes
awlen / arlen yes (4-bit) yes (8-bit)
awsize / arsize yes yes
awburst / arburst yes yes
awlock / arlock yes yes (1-bit optional)
awcache / arcache yes (2-bit) yes (optional)
awprot / arprot yes yes
awuser / aruser yes yes
awvalid / arvalid yes yes
awready / arready yes yes
awqos / arqos no yes
awregion / arregion no yes
wid yes no (optional)
wdata / rdata yes yes
wstrb yes yes
wlast / rvalid yes yes
wvalid / rlast yes yes
wready / rready yes yes
wuser / ruser no yes
bid / rid yes yes
bresp / rresp yes yes (optional)
bvalid yes yes
bready yes yes